

A novel five-level switched capacitor type inverter topology for grid-tied photovoltaic application

Shakil Ahamed Khan
Electrical and Data Engineering
University of Technology Sydney
Sydney, Australia
Shakil.A.Khan@student.uts.edu.au

Md Noman Habib Khan
Electrical and Data Engineering
University of Technology Sydney
Sydney, Australia
MdNomanHabib.Khan@student.uts.edu.au

Youguang Guo
Electrical and Data Engineering
University of Technology Sydney
Sydney, Australia
Youguang.Guo-1@uts.edu.au

Yam Siwakoti
Electrical and Data Engineering
University of Technology Sydney
Sydney, Australia
Yam.Siwakoti@uts.edu.au

Jianguo Zhu
Electrical and Data Engineering
University of Technology Sydney
Sydney, Australia
Jianguo.Zhu@uts.edu.au

Abstract— This paper presents a novel five-level inverter topology and associated control scheme. The proposed structure consists of a capacitor, and eight active switching elements. It requires only one dc source and is capable of generating five voltage levels with double voltage boosting gain. On the other hand, it does not require any control scheme to balance the capacitor in the DC-bus due to inherent voltage balancing capability. As a result, the control complexity reduces a lot. Brief analysis followed by simulation and measurement results of a proposed 5-level inverter using the finite control set model predictive control (FCS-MPC) algorithm is presented. Detail of the analysis with more measurement result and comparison will be presented in the final paper.

Keywords— Photovoltaic system, FCS-MPC, Multilevel Inverter.

I. INTRODUCTION

Recently, multilevel inverters (MLIs) become popular in the industrial drives to use medium voltages to meet the high-power applications. Some of its advantages are: capable of synthesizing output voltages at more than two levels with the use of an array of semiconductor switches, low total harmonic distortion, low dv/dt stresses, mitigating electromagnetic interference, smaller or even no output filter is required and the average switching frequencies of the MLIs are much lower than those of the conventional two level inverters [1]-[2]. Besides these numerous advantages, the cost and size are still the main issue due to the high number of required semiconductor devices and control complexity with the increasing levels of output voltage [3]. The basic topologies of the existing MLIs are the cascaded multilevel inverter topology, the diode-clamped multilevel inverter topology, and the flying-capacitor multilevel inverter topology [4]-[6]. Among these topologies, the Cascaded Multilevel Converter (CMC) has attracted more attention due to its simple structure and individual DC power sources for each cascaded unit. However, CMC does suffer from requiring several isolated dc sources [2], [7]. Therefore, many topologies have been proposed to focus on single source with less required semiconductor devices and overcome this pressing issue [8]-[9]. Topologies with common-ground terminal significantly reduce the number of power devices, whilst nullifying the leakage current to the grid [2], [10]. Similarly, multilevel converters, which clamp

the common mode voltage (CMV) during the freewheeling period, have received more attention in the recent time for medium power PV applications as they adopt the concept of common ground for effective elimination of leakage current. However, the requirement of high dc-link voltage (800 V) in same of the conventional multilevel converters (neutral-point-clamped (NPC), active NPC (ANPC) and T type [11]-[13] demand higher voltage boost converter at the front side. Inverter with integrated voltage boost capability has been alternatively seen as a potential candidate for PV applications due to its wide input voltage range.

This paper presents a switched capacitor type 5-level inverter, which uses a less number of semiconductor devices and has stepping-up feature suitable for PV applications. The paper is organized as follows. Section II shows the circuit configuration with operating principles. Section III explains the control strategy for the proposed topology. Section IV shows the comparison analysis of the proposed topology with existing topologies. Section V shows simulation waveforms in MATLAB-Simulink and the real time measurement results. The paper is summarized and concluded in Section VI.

II. CIRCUIT STRUCTURE AND OPERATING PRINCIPLE OF THE NOVEL FIVE-LEVEL INVERTER

The proposed inverter topology consists eight switches where six switches (S_{11}, S_{14} , and S_{1-S_4}) are unidirectional and other two is bidirectional, and a capacitor as shown in Fig. 1. The capacitor is used to attain different voltage levels by charging and discharging in predefined switching states. During the inverter's operation, the capacitor charges in zero state and discharges in 2nd level. The proposed inverter has five operating states as shown in Fig. 2. The status of the switches during each state and the corresponding output voltage is given in Table I. Each state will be described in the following subsections.







Fig. 1. Circuit structure of novel 5-level inverter.

State A, and B (± 1 level):

In the State A (see Fig. 2 (a)), the output of the inverter before the filter is $+V_{PN}$. The grid current goes to the switches S_{11}, S_{12}, S_1 and S_4 . However, in Fig. 2 (b) shows the State B where other two switches (S_2 and S_3) of the h-bridge are ON and the output of the inverter before the filter is $-V_{PN}$.

State C,D (0 level):

The zero level shows in State C and D (see Fig. 2 (c) and Fig.2 (d)). The switches S_1 and S_3 are closed to form a bidirectional path for current flow during both the positive and negative cycle zero states. This leads to a zero voltage being applied before the output filter. The switches S_{11}, S_{14}, S_1 and anti-parallel diode of switch S_2 are ON during the positive half cycle while switches S_{11}, S_{14}, S_3 and anti-parallel diode of switch S_4 are ON for negative half cycle.






Fig. 2. Operation modes of proposed 5-level inverter: (a) Mode A ($+1 \times V_{in}$), (b) Mode B ($-1 \times V_{in}$), (c) Mode C ($+0 \times V_{in}$), (d) Mode D ($0 \times V_{in}$), (e) Mode E ($+2 \times V_{in}$), and (f) Mode F ($-2 \times V_{in}$).

State E, F (± 2 level):

Fig. 2(d) and Fig. 2(e) shows State E, and State F respectively. The capacitor C_m is discharged in series through the switches S_{12} , S_{13} , S_1 and S_4 for positive half cycle and output current flows through the same way to create positive two level ($+2V_{PN}$). On the other hand, the capacitor C_m is discharged in series through the switches S_{13} , S_{12} , S_1 and S_4 for negative half cycle and output current flows through the same way to create negative two level ($-2V_{PN}$).

TABLE I
SWITCHING STATES OF THE PROPOSED TOPOLOGY

Mode	Switches								ψ	Output Voltage Level
	S_{11}	S_{12}	S_{13}	S_{14}	S_1	S_2	S_3	S_4		
A	1	1	0	0	1	0	0	1	1/2	+1
B	1	1	0	0	0	1	1	0	-1/2	-1
C	1	0	0	1	1	0	0	0	0	+0
D	1	0	0	1	0	1	0	0	0	-0
E	0	1	1	1	1	0	0	1	1	+2
F	0	1	1	1	0	1	1	0	-1	-2

III. CONTROL STRATEGY FOR PROPOSED TOPOLOGY

A finite control set model predictive control (FCS-MPC) algorithm is derived to drive the proposed multilevel converter. In the proposed control scheme, the predictive current control scheme is used. The proposed multilevel inverter can be modelled in the stationary reference frame as follows:

$$\frac{di_g(t)}{dt} = \frac{1}{L_f} (v_{AB}(t) - v_g(t) - i_{L_f}(t)R_{SR}) \quad (1)$$

$$v_{AB}(t) = \psi(t)v_{dc}(t) \quad (2)$$

where $i_g(t)$ is the grid current, i_{pc} represents the current at the point of common coupling, R_{SR} is the equivalent series resistance value of the L_f , $v_{AB}(t)$ is the input of the multilevel inverter, $v_g(t)$ is the voltage at the point of common coupling, and $\psi(t)$ represents the control input obtained from the Table I.

By applying Euler forward method), the predictive values of the grid current can be expressed as follows:

$$i_g^{k+1} = i_g^k + \frac{T_s}{L_f} (v_{AB}^k - v_g^k - i_{L_f}^k R_{SR}) \quad (3)$$

Fig. 3 shows the block diagram of the diagram of the FCS-MPC control strategy with proposed topology where realize the desired active and reactive power with the proposed MLI during the grid-connected mode, the predictive grid current is calculated in terms of reference active and reactive power values.




Fig. 3. The block diagram of the total control strategy with proposed topology.

The instantaneous active power value p^k and the instantaneous reactive power value q^k in a single-phase power system can be presented as follows:

$$\begin{bmatrix} p^k \\ q^k \end{bmatrix} = \frac{1}{2} \begin{bmatrix} v_{sd}^k & v_{sq}^k \\ v_{sq}^k & -v_{sd}^k \end{bmatrix} \begin{bmatrix} i_{sd}^k \\ i_{sq}^k \end{bmatrix} \quad (4)$$

where v_{sd} , v_{sq} are the d -axis and q -axis components of the power grid voltage v_s , and i_{sd} and i_{sq} are the d -axis and q -axis components of the grid current (i_s) in the dq rotating frame.

The utility voltage (v_s) is in phase with the d -axis component in synchronous reference frame. Therefore, p^k and q^k can be expressed as:

$$p^k = \frac{1}{2} v_{sd}^k i_{sd}^k \quad (5)$$

$$q^k = -\frac{1}{2} v_{sd}^k i_{sq}^k \quad (6)$$

Finally, by using (5) and (6), the current references can be expressed as:

$$i_g^k = \frac{2p^k}{v_{sd}^k} \sin(\theta) - \frac{2q^k}{v_{sd}^k} \cos(\theta) \quad (7)$$

The control objective of the proposed system is to inject the desired active and reactive powers into the grid. Based on the reference power values, the reference grid current is calculated from (7), where the value of the grid voltage angle is calculated from the phase-locked loop (PLL) algorithm.. In the proposed control scheme, the cost function formulation for the converter is given in the follow:.

$$g_{MLI} = \left(i_g^{s,k+1} - i_g^{k+1} \right)^2 \quad (8)$$

In contrast to the existing topologies, the proposed topology inherently overcomes the voltage unbalancing problems. Thus, it does not require any control scheme to generate balanced voltages in the DC link capacitors.

This cost function is valid for any number of voltage level generation with the proposed architecture. The proposed cost function does not include any weighting factor. Thus weighting factor tuning is not necessary for different operating conditions. Before you begin to format your paper, first write and save the content as a separate text file. Complete all content and organizational editing before formatting. Please note sections A-D below for more information on proofreading, spelling and grammar.

Keep your text and graphic files separate until after the text has been formatted and styled. Do not use hard tabs, and limit use of hard returns to only one return at the end of a paragraph. Do not add any kind of pagination anywhere in the paper. Do not number text heads-the template will do that for you.

IV. COMPARISON ANALYSIS WITH CONVENTIONAL FIVE-LEVEL TOPOLOGIES

Multilevel inverter is widely researched in both academia and industrial research institutes. However, the most challenging part is to reduce the number of semiconductor devices in the inverter topology to improve efficiency and power density. Table II illustrates the comparison of different single-phase multilevel inverter topologies in terms of the input voltage, Output voltage, power semiconductor devices, additional devices, boosting feature, required isolated DC source, and reactive power capability. The NPC inverter is constructed by eight power switches and four diodes to achieve five levels, while ANPC and T-type five-level inverter have no requirements of diodes. Instead, they require additional capacitors. Moreover, they require 2 V_{PN} input supply voltage to produce the 230 Vac RMS. DCC, FCC, and CMC use eight power switches; however, the DCC requires extra four capacitors and 12 diodes to achieve five levels in the output voltage. Moreover, CMC needs isolated DC sources. In summary, it is to be noted that the proposed

topology needs only around 200 V dc-input voltage to obtain 230 V ac RMS. In addition, the required components for a 5-level inverter are one capacitor and eight power switches.

TABLE II.
COMPARISON TABLE OF EXISTING 1-Ø 5-L INVERTER
TOPOLOGIES WITH PROPOSED TOPOLOGY

Topologies	Input voltage, (V _{in})	Output voltage, (V _{out})	Power devices		Additional devices		Step Up feature	Need isolated DC sources
			D	S	L	C		
Topology in [14]	V _{PN}	230/50 Hz	0	10	0	3	No	no
Topology in [15]	V _{PN}	230/50 Hz	0	10	0	3	Yes	no
Topology in [16]	V _{PN}	230/50 Hz	0	13	0	4	No	no
Topology in [17]	$\frac{V_{PN}}{2}$	220/50Hz	10	8	4	4	Yes	yes
Topology in [18]	V _{PN}	110/50 Hz	2	8	2	4	Yes	yes
Topology in [19]	V _{PN}	110/50 Hz	4	4	0	2	No	yes
Topology in [20]	V _{PN}	115/50 Hz	2	6	0	2	No	no
Topology in [21]	$\frac{V_{PN}}{2}$	120/60 Hz	3	8	2	4	Yes	yes
Proposed Inverter	$\frac{V_{PN}}{2}$	230/50 Hz	0	8	0	1	Yes	no


Note: D=diode, S=Switch, L=inductor, C= capacitor

V. SIMULATION AND MEASUREMENT RESULTS

The proposed inverter is validated using a MATLAB simulation. Table III displays the list of components and parameters used for both simulations and measurements.

TABLE III.
PARAMETERS USED FOR SIMULATION AND EXPERIMENT.

Parameter	Value
Input Voltage (V _{in})	200 V-DC
Resistive Load	52 Ω
Output Voltage (V _{grid})	230 V AC
Line Frequency (f _g)	50 Hz
Output Current (i _o)	4.7 A
Modulation Index (M)	0.92
Rated Power	1 kW
Switching Frequency (f _{sw})	20 kHz
DC Bus Capacitor (C _{dc1} = C _{dc2})	680 μF
Filter Capacitor (C _o)	2.2 μF
Filter Inductor (L ₁ , L ₂)	2 mH






Fig.3. Simulated waveform of the proposed topology: (a) input and output waveforms, (b) voltage stress.




Fig. 4. Measurement results of the proposed topology: (a) input and output waveforms, (b) voltage stress

Fig. 3, and Fig. 4, show the waveforms of the proposed inverter with input voltage 200 V to obtain 230 Vac RMS as shown in Fig. 3(a). The 5L voltage is filter out by an L-type filter to get a pure sinusoidal voltage and current at the grid.

VI. CONCLUSION

A novel 5-level step up inverter for single-phase photovoltaic (PV) applications has presented with details control scheme. This topology does not require any control scheme to balance the series connected capacitor in the DC-bus due to inherent voltage balancing capability. Thus, it reduces the control complexity. Detailed analysis followed by simulation and real time measurement results of a proposed 5-level inverter by using the finite control set model predictive control (FCS-MPC) algorithm is presented.

References

- [1] H. K. Jahan, M. Abapour, & K. Zare, "Switched-capacitor-based single-source cascaded H-bridge multilevel inverter featuring boosting ability," in Proc. IEEE Trans. Power Electron., vol. 34, no.2, pp.1113-1124, Feb. 2019.
- [2] M. N. H. Khan, Y. Siwakoti, L. Li, and M. Forouzesh, "Single-Phase Switched-Capacitor Integrated-Boost Five-level Inverter," in Proc. IEEE Region 10 Symp. (TENSymp), Sydney,4-6 Jul. 2018, pp. 25-29.
- [3] S. A. Amamra, K. Meghriche, A. Cherifi, & B. Francois, "Multilevel inverter topology for renewable energy grid integration,". IEEE Trans. Ind. Electron., vol.64, no.11, pp. 8855-8866. Nov. 2017.
- [4] K. Corzine and Y. Familant, "A new cascaded multilevel H-bridge drive," IEEE Trans. Power Electron., vol. 17, no. 1, pp. 125-131, Jan. 2002.
- [5] J. S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, Jun. 1996.
- [6] R. H. Baker and L. H. Bannister, "Electric Power Converter," ed: Google Patents, 1975.
- [7] H. K. Jahan, M. Abapour, & K. Zare, "Switched-capacitor-based single-source cascaded H-bridge multilevel inverter featuring boosting ability," IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1113-1124, Apr. 2018.
- [8] Y. P. Siwakoti, "A new six-switch five-level boost-active neutral point clamped (5L-Boost-ANPC) inverter," in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), San Antonio, TX, 4-8 Mar. 2018, pp. 2424-2430.
- [9] B. Shaffer, H. A. Hassan, M. J. Scott, S. U. Hasan, G. E. Town, and Y. Siwakoti, "A common-ground single-phase five-level transformerless boost inverter for photovoltaic applications," in Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC), San Antonio, TX, 4-8 Mar. 2018, pp. 368-374.
- [10] M. N. H. Khan, M. Forouzesh, Y. Siwakoti, and L. Li, "Novel High Efficiency H-Bridge Transformerless Inverter for Grid-Connected Single-Phase Photovoltaic Systems," in Proc. IEEE Region 10 Symposium (TENSymp), Sydney,4-6 Jul. 2018, pp. 95-99.
- [11] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Trans.Ind. Appl., vol. IA-17, no. 5, pp. 518-523, Sept. 1981.
- [12] T. Bruckner, S. Bernet, and H. Guldner, "The Active NPC Converter and Its Loss-Balancing Control," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 855-868, Jun. 2005.
- [13] D. Leuenberger, and J. Biela, "Comparison of a soft switched TCM T-Type inverter to hard switched inverters for a 3 phase PV grid interface," in Proc. IEEE 15th Int. Power Electron. Motion Control Conf. (EPE/PEMC), 2012 (pp. LS1d.1- LS1d.8).
- [14] H. Vahedi, P.-A. Labbé, and K. Al-Haddad, "Sensor-less five-level packed U-cell (PUC5) inverter operating in stand-alone and grid-connected modes," IEEE Trans. Ind. Inf., vol. 12, no. 1, pp. 361-370, Feb. 2016.
- [15] B. Chen, W. Yao, and Z. Lu, "Novel five-level three-phase hybrid-clamped converter with reduced components," J. Power Electron., vol. 14, no. 6, pp. 1119-1129, Nov. 2014.
- [16] M. Norambuena, S. Kouro, S. Dieckerhoff, and J. Rodriguez, "Reduced Multilevel Converter: A Novel Multilevel Converter With a Reduced Number of Active Switches," IEEE Trans. Ind. Electron., vol. 65, no. 5, pp. 3636-3645, May. 2018.

- [17] T. T. Tran, and M. K. Nguyen "Cascaded five-level quasi-switched-boost inverter for single-phase grid-connected system," IET Power Electron., vol. 10, no. 14, pp. 1896-1903, Nov. 2017.
- [18] M. K. Nguyen, & T. T. Tran, "Quasi cascaded H-bridge five-level boost inverter," IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8525-8533, Nov. 2017.
- [19] Y Hu, Y Xie, L Cheng, and D Fu., "Characteristics analysis of a new single-phase π -type five-level inverter," IET Power Electron., vol. 9, no. 6, pp. 1290-1296. May. 2016.
- [20] V Monteiro, JC Ferreira, AAN Meléndez, and J. L. Afonso, "Model predictive control applied to an improved five-level bidirectional converter," IEEE Trans. Ind. Electron., vol. 63, no. 9, pp. 5879-5890, Sept. 2016.
- [21] A. V. Ho, & T. W. Chun, "Single-Phase Modified Quasi-Z-Source Cascaded Hybrid Five-Level Inverter," IEEE Trans. Ind. Electron., vol. 65, no. 6, pp. 5125-5134, Jun. 2018.