



CMOS RECTIFIER DESIGN WITH POWER MANAGEMENT FOR INDOOR LIGHT AND RF ENERGY HARVESTING WIRELESS SENSOR NODES

by

Jefferson A. Hora

Thesis submitted in fulfilment of the requirements
for the degree of

DOCTOR OF PHILOSOPHY

Under the supervision of

Dr. Forest Zhu

Prof. Eryk Dutkiewicz

University of Technology Sydney
Faculty of Engineering and Information Technology
School of Electrical and Data Engineering

September 2021

Certificate of Original Authorship

I, Jefferson A. Hora declare that this thesis, is submitted in fulfilment of the requirements for the award of Doctor of Philosophy, in the School of Electrical and Data Engineering, Faculty of Engineering and IT at the University of Technology Sydney.

This thesis is wholly my own work unless otherwise referenced or acknowledged. In addition, I certify that all information sources and literature used are indicated in the thesis.

This document has not been submitted for qualifications at any other academic institution.

This research is supported by the Australian Government Research Training Program. Also, the support by the UTS International Research Scholarship and Philippine DOST-ERDT program.

Signature: Jefferson A. Hora

Production Note:
Signature removed
prior to publication.

Date: 10 September 2021

Acknowledgments

First, I would like to acknowledge the UTS International Research Scholarship and my home country's DOST-ERDT grant for the generous funding support throughout the journey of my Ph.D. program and to my meaningful stay in Sydney, Australia.

I would like to express my sincere gratitude to my research supervisor, Dr. Forest Zhu, who has been very supportive of my endeavors, not only to my research-related works but also to my professional projects and social involvement. My sincerest appreciation for his invaluable insights, constant encouragement, technical guidance, constructive inputs, and for sharing his knowledge and expertise. I could not have imagined having such a wonderful supervisor and mentor who treat his mentees as brothers. My sincere appreciation also to my co-supervisor, Professor Eryk Dutkiewicz, for his insightful advice, meaningful support, kind help, and understanding during the early stage of my Ph.D. work, not to mention all the proofreading works of the research papers.

Special thank you to my colleagues, friends, and my research team of MSU-IIT Microlab, for working with me on the preliminary works. Special mentioned to Robert, Rochelle, Re-ann, Kriz, Jomai, and Jim. Thank you for the beautiful friendship.

Also, my deepest gratitude to my family. To my dearest loving wife, Athena Kate, and my handsome and clever boy, Xian Joeff. My beloved Familia Maingay; my parents, Mama Ludy and Papa Do, my two loving sisters, Manang Alfie and Hazel, my supportive brother, Marvin Hora, brother-in-law Tata, my pretty nieces Sophia Jane, Stacy, and Shania, and to my nephew, Raffy for their unconditional love and support to all my endeavors and life in general.

And above all, to Almighty God for all the blessings, gift of life, guidance, and wisdom.

*Dedicated to My Beloved Family
Wife Kate and Son Xian*

List of Publications

IEEE Journal (for resubmission)

- **Jefferson A. Hora**, Xi Zhu, Lang Chen, and Eryk Dutkiewicz, “Design Analysis of Indoor Light and 2.4-GHz RF CMOS Rectifier with High Voltage Conversion in Energy Harvesting for Internet-of-Things.”

IEEE Conference Proceedings

- **Jefferson A. Hora**, Xi Zhu, and Eryk Dutkiewicz, “Design of High Voltage Output for CMOS Voltage Rectifier for Energy Harvesting Design,” in *Proc. IEEE 2nd Wireless Power Transfer Conference*, June 2019. (Corresponding to Chapter 4)
- **Jefferson A. Hora**, Xi Zhu, and Eryk Dutkiewicz, “2.4-GHz CMOS Design RF-to-DC Energy Harvesting with Charge Control System for WSN Application,” in *Proc. 2nd IEEE Wireless Power Transfer Conference*, June 2019. (Corresponding to Chapter 4)
- **Jefferson A. Hora**, Xi Zhu, and Eryk Dutkiewicz, “Simplified Over-Temperature Protection Circuit Structure for WSN/IoT Device Power Management,” in *Proc. IEEE 13th International Conference on Sensing Technology*, December 2019. (Corresponding to Chapter 6)
- **Jefferson A. Hora**, Meilyssa Mayormita, John Raul Rebollos, Xi Zhu, and Eryk Dutkiewicz, “On-chip Inductor-less Indoor Light Energy Harvester with Improved Efficiency for WSN/IoT Device Design,” in *Proc. IEEE 13th International Conference on Sensing Technology*, December 2019. (Corresponding to Chapter 5)
- **Jefferson A. Hora**, Aileen Chris Arellano, Xi Zhu, and Eryk Dutkiewicz, “Design of Buck Converter with Dead-time Control and Automatic Power-Down System for WSN Application,” in *Proc. IEEE 2nd Wireless Power Transfer Conference*, June 2019. (Corresponding to Chapter 6)

- **Jefferson A. Hora**, Jim Darell Ang, Xi Zhu, and Eryk Dutkiewicz, “A Highly Linear OTA with $759 \mu\text{S}$ gm for RF Transceiver Application,” in *Proc. IEEE 19th International Symposium on Communications and Information Technologies*, September 2019. (Corresponding to Chapter 6)
- Ramon Christopher Calam, **Jefferson A. Hora**, Olga Joy Gerasta, Xi Zhu, and Eryk Dutkiewicz, “A Self-Calibrating Off-Time Controller for WSN/IoT Synchronous Non-Inverting Buck-Boost DC-to-DC Converter Application,” in *Proc. IEEE 4th International Circuit and System Symposium, September 2019*. (Corresponding to Chapter 3)
- Kresil Joy Jimenez, **Jefferson A. Hora**, Olga Joy Gerasta, Xi Zhu, and Eryk Dutkiewicz, “Self-Biased 2.4-GHz CMOS RF-to-DC Converter with 80% Efficiency and -22.04 dBm Sensitivity for Wi-Fi Energy Harvesting,” in *Proc. IEEE 4th International Circuit and System Symposium*, September 2019. (Corresponding to Chapter 4)
- Rhea Vanessa Acut, **Jefferson A. Hora**, Olga Joy Gerasta, Xi Zhu, and Eryk Dutkiewicz, “PV-TEG-WiFi Multiple Sources Design Energy Harvesting System for WSN Application,” in *Proc. IEEE 4th International Circuit and System Symposium*, September 2019. (Corresponding to Chapter 3)

Others

Journal Publications

- Lang Chen, Hang Liu, **Jefferson Hora**, J. Andrew Zhang, Kiat Seng Yeo, and Xi Zhu, “A Monolithically Integrated Single-Input LoadModulated Balanced Amplifier With Enhanced Efficiency at Power Back-Off,” *IEEE Journal of Solid-State Circuit*, vol. 56, no. 5, pp. 1553-1564, Jan. 2021.
- Darwin Mangca, Olga Joy Gerasta, Anne Lorraine Luna, Xi Zhu, and **Jefferson A. Hora**, “On-the-fly computation method in field-programmable gate array for analog-to-digital converter linearity testing,” *Journal of Engineering and Technological Sciences*, vol. 50, no. 5, pp. 589-606, 2018.

IEEE Conference Proceedings

- **Jefferson A. Hora**, Krisha Dawn J. Dura, Chrizia Mae Nabua, Robert T. Nericua, Olga Joy Gerasta, Eryk Dutkiewicz, and Xi Zhu, “A design of inverse class-J power amplifier using varactor diode for 4G communication systems,” *in Proc. IEEE 10th International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management*, December 2018.
- **Jefferson A. Hora**, Dessa Piandong, Paul Emmanuel Empas, Olga Joy Gerasta, Xi Zhu, and Eryk Dutkiewicz, “A CMOS implemented transimpedance amplifier design for optical communications,” *in Proc. IEEE 10th International Conference on Humanoid, Nanotechnology, Information Technology, Communication and Control, Environment and Management*, December 2018.
- Meriam Gay Bautista, **Jefferson A. Hora**, and Eryk Dutkiewicz, “Design methodology of a miniaturized millimeter wave integrated passice resonator using (Bi)-CMOS Technology,” *in Proc. 18th IEEE International Symposium on Communications and Information Technologies, pp. 275-277*, September 2018.

Contents

Title page.....	i
Certificate of Original Authorship	ii
Acknowledgments.....	iii
Dedication	iv
List of Publications.....	v
Contents.....	viii
List of Figures	xi
List of Tables.....	xvii
List of Symbols	xix
Abstract.....	xx
1 Introduction	1
1.1 Background.....	2
1.1.1 WSN Power Sources.....	2
1.2 WSN Market Forecast and Maintenance.....	6
1.3 Motivation and Challenges.....	8
1.3.1 Design Challenges.....	9
1.4 Research Contributions.....	10
1.5 Research Objectives	10
1.6 Organization of the Thesis	11
2 WSN Power Resources—a review.....	15
2.1 Power Demands of WSN.....	16
2.1.1 Power Usage of Power-hungry Units	17
2.2 Circuit Architectures and Power Allocation of Power Management unit ..	23
2.3 Power Resources in WSN.....	31
2.3.1 Main Commercial Power Line (wired)	31
2.3.2 Batteries and Supercapacitors	31
2.3.3 Energy Scavenging from Ambient Environment.....	32
2.3.4 Battery-less Power	34

2.4	Micropower Energy Harvesting for WSNs	37
2.4.1	Indoor Light PV	38
2.4.2	RF Sources.....	53
2.4.3	Thermoelectric Generator (TEG) Sources.....	58
2.4.4	Vibration Sources	60
2.5	Conclusions	63
3	EH-PMU System Level Design	66
3.1	State-of-the-art System Level Overview and Comparison.....	67
3.2	Proposed System Design Description and Specification.....	69
3.3	Block Description of the PMU Design.....	72
3.3.1	PMU Design-1—system block diagram with LDO.....	74
3.3.2	PMU Design-2—system block diagram with buck-boost converter and power-down control.	76
3.4	Conclusions	82
4	Design and Implementation of CMOS Rectifier in EHU	84
4.1	Introduction	85
4.2	Overview of the State-of-the-Art CMOS-Based Rectifier Designs	87
4.3	Theoretical Analysis of Cross-Coupled Differential-Drive Rectifier and the Capacitor-Based Design.....	91
4.3.1	Analysis of the Classical CCDD Circuit Structure.....	91
4.3.2	Analysis of the Proposed Capacitor-Based CCDD Circuit Structure Rectifier Design	93
4.3.3	Analysis of the Proposed Auxiliary Path for PCE Enhancement	96
4.3.4	Rectifier Design for Indoor Light PV-EH Block.....	101
4.3.5	Rectifier Design for Indoor 2.4-GHz RF-EH Block.....	104
4.4	Rectifier's Measurements.....	105
4.4.1	Measurement for Indoor Light PV-EH.....	106
4.4.2	Measurement for 2.4-GHz RF-EH.....	111
4.5	Conclusions	115
5	Design and Implementation of Indoor Light PV-EHU System with the Pulsating DC Generator	116
5.1	Introduction	117
5.2	PV Cell and Battery—Test and Evaluation.....	119

5.2.1	The PV Cell.....	119
5.2.2	The Battery.....	122
5.3	Oscillator Block—Circuit Description, Design and Layout.....	123
5.4	Clock Block—Circuit Description, Design and Layout.....	127
5.5	Buffer Block—Circuit Description, Design and Layout	128
5.6	System Simulation, Chip Measurement and Evaluation of PV-EHU	130
5.6.1	System Simulation of PV-EHU	130
5.6.2	System Chip Measurement of PV-EHU	134
5.7	Conclusions	142
6	Design and Implementation of Power Converters.....	146
6.1	Introduction	147
6.2	Design Implementation of DC-DC Boost Converter	149
6.2.1	System Circuit Architecture.....	149
6.2.2	System Power Management Operation.....	150
6.2.3	System Design Process of the Power Stage, PWM Modulator and Compensator.....	152
6.2.4	Description and Simulation of Critical Circuit Blocks	159
6.3	Design Implementation of LDO	170
6.4	Chip Measurements	173
6.5	Conclusions	180
7	Conclusion and Future Work	182
7.1	Research Summary.....	183
7.2	Future Works.....	185
Abbreviations.....		187
References		191

List of Figures

1.1: Wireless sensor node possible energy sources [12].....	3
1.2: Wireless sensor node device's possible applications with energy harvesting power sources.....	4
1.3: Forecasted global numbers of WSN connected devices [26]-[28].	7
1.4: Outline of the thesis.	12
2.1: Wireless sensor node components with EH possible sources.....	16
2.2: Battery-less wireless sensor node SoC template [36].	17
2.3: Distance coverage versus power consumption of the different wireless technologies.....	20
2.4: PMU set-up in wireless sensor node.....	22
2.5: PMU stage for energy harvesting applications [48].....	23
2.6: EH-PM sub-system block with a voltage doubler for PV harvesting, 3-regulators, and a power-up controller [42], [49].	24
2.7: (a) Integrated PMU in TEG energy harvesting body-area sensor node SoC,	26
(b) Top level of PMU supply regulation subsystem [14],[50].	26
2.8: The PMU in SCN co-optimized for active, sleep and harvest mode [52].	27
2.9: Circuit architecture of the EH-PMU of the SoC in [53].	28
2.10: System architecture of dual-source self-start microscale smart energy harvesting system for IoT in [54].	28
2.11: PMU circuit architecture with MEMS harvester for autonomous WSN in [55].	29
2.12: Cross-section and working principle of photovoltaic cell.....	38
2.13: Equivalent electrical circuit for a photovoltaic module [85]–[87], [90].	41
2.14: I-V curve of PV cell at open-circuit voltage [88].....	44
2.15: I-V curve of PV cell at short-circuit current [88].....	45
2.16: I-V curve for maximum power transfer [94].....	46
2.17: I-V curve of single PV cell and series and parallel combinations [94].	47
2.18: Illustration of I-V characteristic for 0.5V PV cell [71].	47
2.19: I-V curves of a typical PV cell at various temperatures [99]-[100].	48
2.20: I-V curves of a typical PV cell at varied series resistance [88].....	49

2.21: I-V curves of a typical PV cell at varied shunt resistance [88].	50
2.22: Point method of measuring illuminance with respect to distance.	51
2.23: Basic RF energy harvester with power management.	54
2.24: Received power versus distance for RF energy harvesting.....	55
2.25: Received power versus distance for RF energy harvesting [149].	57
2.26: (a) TEG structure elements in series-connected arrangement, and	59
(b) example of the measured power generated with multiple thermocouples worn by human subject [152]-[153]	59
2.27 (a) Device prototype (1cm x 1cm x 0.4cm), and (b) the measured open-circuit voltage with a given sweep of excitation frequencies of the designed cantilevered MEMS piezoelectric energy harvester co-integrated with active CMOS SSHI rectification circuit [160].	61
3.1: (a) State-of-the-Art system block diagram of batteryless energy harvesting body area sensor node SoC with the PMU enclosed in solid red line [14],[50], (b) Detailed schematic block diagram of the EH-PMU[50].....	68
3.2: Proposed EH-PMU system design for customized WSN device.....	70
3.3: Different PMU circuit topology as per category [169].	73
3.4: PMU Design-1—system block diagram with LDO.	75
3.5: PMU Design-2—system block diagram with Buck-Boost Converter.	76
3.6: Proposed Enhanced PMU System Design-2—system operation flow chart.	78
3.7: Comparator-1 when $V_{batt} < 1.1V$: (a) schematic, (b) ideal output waveform.....	79
3.8: Comparator-2 when $V_{batt} = 1.2V$: (a) schematic, (b) ideal output waveform.....	80
3.9: Comparator-3 when $V_{batt} > 1.4V$: (a) schematic, (b) ideal output waveform.....	81
4.1: State-of-the-art N-stage rectifier designs: (a) classical CCDD configuration [121]. (b) dual-path configuration using both low- and high- V_{TH} devices [185]. (c) self-biased technique [182]. (d) body-driven technique [179].	90
4.2: First stage circuit bisection analysis of the conventional CCDD rectifier: (a) circuit biasing analysis. (b) charging cycle. (c) discharging cycle.	92
4.3: The proposed 3-stage capacitor-based CCDD rectifier design with auxiliary MOS and capacitors.....	95
4.4: First stage circuit bisection analysis of the proposed 3-stage CCDD rectifier: ..	96
(a) circuit biasing analysis. (b) charging cycle. (c) discharging cycle.	96

4.5: The proposed rectifier with auxiliary paths, (a) the 1st stage of the proposed rectifier. (b) circuit analysis with the auxiliary p-MOS.	98
4.6: Simulated quick comparative analysis of the different circuit structure at 2-stage rectifier, (a) rectifier's Vout, (b) PCE. Note: simulated at 2.4-GHz, 100 k Ω load.	100
4.7: Parametric studies of the rectifier design, (a) Impact on output voltage due to using different coupling capacitance and ratios between different splitting capacitors, (b) Impact on PCE due to using different coupling capacitance and ratios between different splitting capacitors, (c) Impact on PCE due to using various sizes of MOS transistor.	102
4.8: Parametric studies of the rectifier design used for 2.4-GHz RF EH, (a) Output voltage with different input power (b) PCE with different input power. Note: $C_p = 0.7\text{-nF}$, $C_{s1a_b} = 70\text{-fF}$, $C_L = 5\text{-pF}$, $(W/L)_n = 2.2\text{-}\mu\text{m}/0.18\text{-}\mu\text{m}$, $(W/L)_p = 6\text{-}\mu\text{m}/0.2\text{-}\mu\text{m}$.	104
4.9: Die microphotographs of the designed rectifiers: indoor light rectifier PV-EH(a) proposed, (b) conventional; 2.4-GHz RF-EH (c) conventional, (d) proposed.	106
4.10: Measurement set-up of the rectifier for indoor light PV-EHU.	106
4.11: Snapshot of the measured time-domain performance of the designed rectifier. Note: a RC load of 600- Ω and 5-nF is used.	107
4.12: Measured and simulated PCE and output voltage of the designed indoor light rectifier at $V_{in} = 0.5$ V.	107
4.13: Measured and simulated results of the designed indoor light rectifier in terms of output voltage. Note: a RC load of 600- Ω and 5-nF is used.	109
4.14: Measured and simulated VCR of the designed indoor light rectifier. Note: a RC load of 600- Ω and 5-nF is used.	109
4.15: Measurement set-up of the rectifier for 2.4-GHz RF rectifier.	111
4.16: Measured and simulated results of the designed 2.4-GHz RF rectifier with respect to output voltage. Note: a RC load of 50-k Ω and 5-pF.	112
4.17: Measured and simulated voltage-conversion ratio of the designed 2.4-GHz RF rectifier.	112
4.18: Measured and simulated PCE and output voltage of the designed 2.4-GHz RF rectifier.	113

2.4-GHz RF rectifier at 50-k Ω load	113
5.1: Block diagram of the indoor light PV-EH unit	118
5.2: PV cell open-circuit voltage value with respect to light source distance.....	121
5.3: PV cell drawn current value with respect to light source distance.	121
5.4: Circuit schematic of bootstrapped CMOS delay cell and the 5-stage.....	124
ring oscillator block.....	124
5.5: The chip layout of the designed ring oscillator.....	125
(LxW: 45.7 μm x 29.7 μm).....	125
5.6: Ring oscillator post-layout corner time-domain simulation result from full-chip PV-EHU.....	125
5.7: Schematic of the non-overlapping clock generator.....	126
5.8: Chip layout of the designed non-overlapping clock signals	127
(LxW: 32.6 μm x 40.1 μm).....	127
5.9: Non-overlapping clock generator post-layout corner time-domain simulation result from full-chip PV-EHU.	128
5.10: Schematic of the tapered buffer circuit block.....	129
5.11: Chip layout of the designed 6-stage tapered buffer.....	129
(LxW: 737 μm x 847 μm).	129
5.12: Tapered buffer post-layout corner time-domain.....	129
simulation, resulting from full-chip PV-EHU.....	129
5.13: (a) Core-chip floor plan, (b) full-chip view of the PV-EHU.	131
5.14: Test-bench schematic of the system indoor light PV-EHU with parasitics-taken into consideration: ESD, I/O pads, bond pads, bond-wire and chip package.....	132
5.15: Post-layout simulation of the proposed PV-EH CCDD rectifier at 3-corners...	133
5.16: (a) Designed chip in LQFP44 package;.....	135
(b) die zoom-in view with bond-wire.....	135
5.17: Schematic testing set-up plan of the designed PV-EH chip mounted in PCB. .	135
5.18: (a) illustration of lux measurement, (b) block diagram of chip testing.	136
5.19: Photo of the sample chip testing with the battery and.....	137
indoor light source.....	137
5.20: Measured output waveforms—sample snapshot from oscilloscope:	138

(a) non-overlapping tapered buffer; (b) rectifier-battery voltage level	138
Note: at $V_{pv} \approx 0.4$ V	138
5.21: Measured output waveforms—sample snapshot from oscilloscope: (a) non-overlapping tapered buffer; (b) rectifier-battery voltage level. Note: at $V_{pv} \approx 0.5$ -V	138
5.22: Measured PV cell voltage and the charging output current to the battery with respect to the varying lux value absorbed by the PV cell.....	140 140
5.23: Measured charging output current and rectifier voltage (without battery) with respect to the varying lux value absorbed by the PV cell.....	141
5.24: System efficiency of the indoor light PV-EH (from PV-to-Rectifier).	142
6.1: Schematic of the three basic switching-inductor DC-DC converter topologies: (a) buck, (b) boost, (c) buck-boost.....	148
6.2: Conventional low drop-out regulator (LDO) schematic.....	148
6.3: Implemented asynchronous DC-DC boost converter: (a) functional block diagram, (b) schematic system component.....	150
6.4: Implemented power management flow diagram of the DC-DC boost converter.	151 151
6.5: Implemented logic control operation of the DC-DC boost converter.....	152
6.6: Implemented asynchronous DC-DC boost converter: (a) complete design schematic with feedback compensation, (b) schematic system component....	153
6.7: Input-output theoretical waveform of $T_2(s)$ block.....	155
6.8: Example bode plot response of (a) $T_3(s)$ —type-III error amplifier, (b) $T_2(s) \times T_3(s)$ waveform response [208].....	157 157
6.10: Two-stage op-amp open-loop gain and bandwidth simulation.....	161
6.11: Simulated bode-plot of the type-III compensation Error amplifier.	161
6.12: Bandgap voltage reference core schematic [209].	163
6.13: Bandgap voltage reference simulation: (a) temperature sweep at TT corner; (b) VDD variation sweep, (c) transient response at TT, FF and SS corners ...	164
6.14: PWM modulator block with sawtooth generator.	166
6.15: Vramp generator and PWM waveform signal.	167
6.16: Selected post-layout simulation results of the boost converter: (a) sawtooth generator; (b) net diode frequency (V_x); (c) error amplifier output voltage	

(Verr); (d) boost converter output voltage; (e) line regulation; (f) load regulation. Note: simulated at 110-mA load current.	169
6.17: (a) LDO transfer function; (b) Equivalent design circuit schematic of the LDO.	171 171
6.18: Post-layout simulation results of the LDO: (a) Vout; (b) Line regulation; (c) Load regulation. Note: simulated at 20-mA load current.....	172
6.19: (a) Full-chip layout view; (b) core layout zoom-in view of the boost converter and LDO block; (c) fabricated chip die microphotograph.	173
6.20: (a) photograph of the test set-up; (b) chip test plan with default external component values.	174
6.21: PMU chip waveform measurement (at max load: Boost—110mA, LDO—20mA): (a) Sawtooth waveform (V_{ramp}); (b) Switching frequency at node Vx; (c) Vout of Boost and LDO at VDD=1.2V; (d) Vout of Boost and LDO at VDD=1.08V; (e) Vout of Boost and LDO at VDD=1.32V; (f) Vout(p-p) of Boost and LDO at VDD=1.2V using Tektronix scope.	176
6.22: (a) Power efficiency measurement: (a) boost converter; (b) LDO.	178

List of Tables

2.1: Comparison of traditional wireless transmission technologies.....	18
2.2: Comparison of the typical wireless communication modules and parameters ..	18
2.3: Parameters of the commonly used microprocessor modules in the discrete assembly of WSN devices.	21
2.4: Parameters of the typical sensor modules used in WSN devices.....	21
2.5: Comparative review on PMU circuit architecture, power usage, and parameters in wireless sensor node SoC.....	30
2.6: Comparative review on various energy harvesting sources/technologies [35]-[36],[56],[60]-[62].	33
2.7: Power technologies for sensor node devices: their advantages and disadvantages.....	35
2.8: Technical comparison of rechargeable button cell versus rechargeable AAA battery versus supercapacitor.....	36
2.9: Comparison between thin-film and crystalline PV cell [71]–[77].....	40
2.10: Example computation of Illuminance at varied distances.....	52
3.1: Main proposed PMU output I-V specification.....	71
3.2: Advantages and disadvantages of the three types of switch-mode.....	74
DC-DC converters [170]-[171].	74
4.1: Performance summary and comparison with previous works.	110
4.2: Performance summary and comparison with previous works.	114
5.1: Target general specifications of the indoor light PV-EHU.....	119
5.2: Technical specification of the PV cell used [196].	120
5.3: Technical specification of the rechargeable NiMH Battery.....	123
5.4: Charging performance of the indoor light PV-EH at $V_{pv} \approx 0.4\text{-V}$	137
5.5: Charging performance of the indoor light PV-EH at $V_{pv} \approx 0.5\text{-V}$	137
5.6: Performance summary and comparison with previous works.	143
6.1: Boost converter given specifications and the initial calculated parameter values.	159
6.2: Two-stage op-amp simulated result and the error amplifier	162

calculated parameters.....	162
6.3: Performance summary of the post-layout simulation of the critical.....	170
design parameters. Note: simulated at 110-mA load current.....	170
6.4: Boost converter given specifications and the initial	175
calculated parameter values.	175
6.5: Boost converter given specifications and the initial	175
calculated parameter values.	175
6.6: PMU—Boost converter and LDO’s performance summary.....	179

List of Symbols

Symbol	Description
V_j	voltage across both diode
V_T	thermal voltage at 25°C
q	electron charge (1.6×10^{-19} Coulombs)
I_0	dark/reverse saturation current of the P-N diodes (1×10^{-9} A)
k	Boltzmann's constant (1.38×10^{-23} J/K)
T_c	absolute temperature (K).
J_{sc}	short-circuit density in mA/cm ²
n	diode ideality factor (1 for an ideal diode)
R_{sh}	shunt resistance
I_{PV}	Photovoltaic output current
I_D	diode current
I_L	photogenerated current or load current
I_{sh}	current lost due to the shunt resistance
V_{PV}	photovoltaic output voltage
R_s	equivalent small series resistance
V_{oc}	maximum voltage difference across the cell in a forward-bias sweep in the power quadrant
λ	photon excitation or wavelength
I_{sc}	short-circuit current
A	surface area
G	irradiance of the incident light
η	Photovoltaic efficiency
P_{PV}	Power of the photovoltaic cell
E	illuminance expressed in lux
I	candlepower with a cd unit
D	measured distance of the point from the light source in meter
G_{RX}	RF harvester's receiving antenna gain
α_p	<i>p</i> -type—Seebeck coefficient value of the thermocouple
α_n	<i>n</i> -type—Seebeck coefficient value of the thermocouple
ΔT_{TEG}	temperature difference of the two distinct materials in a TEG [K]
K_{in}	thermocouple's internal thermal conductivity

Abstract

There is a vast potential for using wireless sensor networks and IoT devices to improve the efficiency and quality of manufacturing operations. It will also enable energy efficiency, increase demand for responsive building, interconnected and full-operational smart grid systems, and other futuristic next-level energy and infrastructure systems. These promising devices are expected to work autonomously for years with no recharging, no human intervention, and no updates.

There are two possible solutions to address the energy needs of these power-hungry devices. One is the reduction of the power consumption of the device's internal circuitry, and the other is the continuous-intermittent charging of the device battery through ambient energy harvesting to extend longevity. Henceforth, this work focused on the integrated circuits design and implementation of the energy harvesting and power management component blocks for its future integration on the system-on-chip IoT device.

The harvesting performance relies on the circuit design integrity of the rectifier circuit block, which is the essential building block of all sources of energy harvesting systems. Thus, this thesis presents novel circuit design techniques for CMOS-based rectifiers with an enhanced voltage-conversion ratio and power conversion efficiency. Two rectifiers are designed in 65-nm CMOS technology to develop indoor light and 2.4-GHz RF energy harvesting using the split-capacitor and auxiliary path techniques in the cross-coupled differential drive structure. Moreover, the unconventional DC-DC boosting technique for processing the voltage required by the load from a single unit of 0.5-V rating PV cell is also highlighted in this thesis. Utilizing a rectifier circuit block instead of the conventional charge-pump circuit after signal pre-processing from the oscillator and buffer driver circuit block offers an alternate technique for the system energy harvesting design that requires dual or multiple energy sources, like RF+PV harvesters.

This thesis also proposes a power-management circuit design implementation in 65 nm CMOS technology to possibly reduce the power consumption of the internal circuitry of the sensor node device. The study explored using a power-down control mechanism implementation to a particular circuit block of the power management and energy harvesting unit with the preliminary performance of the DC-DC boost and LDO block.