



# *Article* **Segment Reduction-Based Space Vector Pulse Width Modulation for a Three-Phase F-Type Multilevel Inverter with Reduced Harmonics and Switching States**

**Meenakshi Madhavan <sup>1</sup> [,](https://orcid.org/0000-0002-9010-2160) Chellammal Nallaperumal 1,\* and Md. Jahangir Hossain 2,[\\*](https://orcid.org/0000-0001-7602-3581)**

- <sup>1</sup> Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, College of Engineering and Technology, Kattankulathur, Chennai 603203, Tamilnadu, India; meena9890@gmail.com
- School of Electrical and Data Engineering, University of Technology Sydney, Ultimo, NSW 2007, Australia
- **\*** Correspondence: chellamn@srmist.edu.in (C.N.); jahangir.hossain@uts.edu.au (M.J.H.)

**Abstract:** An improved segment reduction-based space vector pulse width modulation (SVPWM) for an F-type three-level inverter  $(FT<sup>2</sup>LI)$  is presented in this article. The proposed SVPWM algorithm decreases the additional switching state transition of each triangle with the application of an improved nine- and three-segment reduction switching strategy. The main feature of the segment reduction technique is that it eliminates second-order harmonics in the inverter output side with good total harmonic distortion (THD), low switching losses, and minimum filter requirements when compared with carrier-based PWM (CBPWM) techniques such as multi-carrier sine PWM (MC-SPWM), sixty-degree PWM (60◦ PWM), and switching frequency optimal PWM (SFO PWM). The proposed modulation algorithm for FT<sup>2</sup>LI is implemented on the MATLAB/Simulink platform. The performance of the proposed segment reduction-based SVPWM algorithm is tested experimentally on an  $ET<sup>2</sup>LI$  at various amplitude and frequency modulation indices, and the experimental results are verified with the simulation results. Additionally, a comparative analysis carried out to study the relationship between the segment reduction-based SVPWM and CBPWM techniques inferred that the suggested segment reduction-based SVPWM algorithms can optimize high-order harmonic distributions and have a minimum computational burden.

**Keywords:** F-type three-level inverter; higher-order harmonics; switching losses; segment reductionbased SVPWM; THD

# **1. Introduction**

Power electronic drives are used in a wide range of applications in industry, including manufacturing sectors, process infrastructure, oil and gas plant sectors, as well as electric and hybrid vehicle transportation systems. Multilevel inverters (MLIs) have become the preferred power electronic converters to supply variable speed drives with a variable voltage and variable supply frequency. MLIs are often employed in applications involving high power owing to the superior performance that they offer in comparison to two-level converters. MLIs lower their output voltage stress on power switching devices in addition to decreasing the THD and the rate of change in voltage  $\frac{dv}{dt}$  [\[1\]](#page-18-0). The three-level converter was used first in [\[2\]](#page-18-1), and the MLI topologies such as diode-clamped [\[3\]](#page-18-2), capacitor-clamped, and cascaded H-bridge [\[4\]](#page-18-3) have played a major role in power electronic applications. Traditional two-level inverters, multilevel inverters, and numerous PWM techniques to control MLIs are explored in abundance in much of the literature. As investigated in much of the literature, PWM methods play a significant role in all inverter circuits, which allow for optimal harmonic performance, as well as reduced switching losses and stress. Several PWM techniques have been devised for recently developed MLI topologies. These modulation techniques can be classified into three types: (1) carrier-based PWM (CBPWM) [\[5\]](#page-18-4), phase-shifted (PSPWM) [\[6\]](#page-18-5), and phase disposition (PDPWM) [\[7\]](#page-18-6); (2) space vector PWM



**Citation:** Madhavan, M.; Nallaperumal, C.; Hossain, M.J. Segment Reduction-Based Space Vector Pulse Width Modulation for a Three-Phase F-Type Multilevel Inverter with Reduced Harmonics and Switching States. *Electronics* **2023**, *12*, 4035. [https://doi.org/10.3390/](https://doi.org/10.3390/electronics12194035) [electronics12194035](https://doi.org/10.3390/electronics12194035)

Academic Editor: Sergio Busquets-Monge

Received: 8 August 2023 Revised: 13 September 2023 Accepted: 21 September 2023 Published: 25 September 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

(SVPWM)  $[8]$ ; and (3) nearest-level modulation techniques  $[9]$  etc. In that sense, carrierbased PWM (CBPWM) and space vector PWM (SVPWM) are two PWM algorithms that have been extensively used. When compared to CBPWM, the SVPWM has many advantages, including the ability to produce the maximum attainable fundamental output voltage, the minimum THD in the inverter output terminal, and the capability of being digitally im-plemented. Paper [\[10\]](#page-18-9) summarizes the SVPWM techniques for MLIs such as the α-β frame, g-h frame, K-L frame,  $α'$ -β' frame, and SVPWM based on an imaginary coordinate system. In the above-said SVPWM techniques, G-H frames and K-L frames depend on 60◦ and 120° coordinate systems, respectively. A comparison of five SVPWM techniques infers that SVPWM-based imaginary coordinate systems provide a simple method to calculate duty ratios. On the other hand, SVPWM can conveniently provide additional flexibility to the switching sequence of sub-sectors and switching state transitions, depending on two simple and general mapping processes. This flexibility includes redundant switching method regions and configurable duty cycles, irrespective of the inverter levels [\[11\]](#page-19-0). Paper [\[12\]](#page-19-1) illustrates the SVPWM implementation of a seven-phase voltage source inverter (VSI); it depicts the complexities of developing the sectors and their dwell times. The problem with the implementation of SVPWM on MLI is that the higher number of levels are the switching states and switching patterns. Additionally, this study compares carrier-based

and SVPWM for seven-phase VSI. Manuscript [\[13\]](#page-19-2) proposes an optimized configuration of a three-phase, T-structured, three-level inverter for drive applications with sixteen power semiconductor devices and fewer filter requirements. The component count in the above inverter is significantly higher than the normal three-level inverters. Multilevel SVPWM is learned in detail, and its fundamental distinction between SVPWM and CBPWM is outlined in [\[14\]](#page-19-3). Four discontinuous SSVM (DSSVM) techniques for three-level inverters were implemented in [\[15\]](#page-19-4) to lower the switching losses and common mode voltage in the low modulation indices. Improving the linear modulation index to 1.15 is proposed in the paper [\[16\]](#page-19-5). Additionally, this paper analyzes the need of maximizing the modulation index with simple PWM techniques for an NPC three-level inverter that has unbalanced capacitor voltages. Article [\[17\]](#page-19-6) introduces discontinuous synchronized modulation into multimode synchronized modulation methods for a high-power medium-voltage three-level inverter. In article [\[18\]](#page-19-7), hybrid discontinuous modulation for three-level inverter-fed two-phase loads is covered. For CBPWM applied to a three-level NPC inverter, Article [\[19\]](#page-19-8) suggests a new simple approach for correlating all three reference voltage signals and two dc-link capacitor voltages, respectively, to identify the injected zero-sequence voltage signal. To obtain fixed switching frequency (FSF) with low current harmonics, an improved model predictive control (MPC) approach is proposed in [\[20\]](#page-19-9), which makes use of optimized voltage vectors and switching sequences to achieve FSF. Paper [\[21\]](#page-19-10) analyzes pulse pattern performance and proposes a harmonic-reduced pulse pattern selection technique that accounts for a modulation index. In this study, the operation of MLI in the over-modulation region is evaluated and compared to its effectiveness in a typical modulation region [\[22](#page-19-11)[,23\]](#page-19-12). In [\[24\]](#page-19-13), the author undertakes an extensive study regarding the association among the SVPWM and CBPWM using an offset voltage injection. The paper [\[25\]](#page-19-14) presents an easier, and less computational SVM technique for four-leg, three-level NPC converters. The paper [\[26\]](#page-19-15) suggests and examines new switching sequences for a three-level inverter that remains equated to the switching patterns 1012, 2721, 0121, and 7212 for a two-level converter. The implementation of fault detection, localization, and diagnosis of Z-source inverters for vehicle applications is described in [\[27\]](#page-19-16). Paper [\[28\]](#page-19-17) shows an asymmetric five-segment switching scheme for conventional two-level voltage source inverter-fed AC motor drives with FPGA-based current control logics. A carrier-based PWM template for a five-level switch-clamped cascaded H-bridge inverter is investigated in [\[29\]](#page-19-18). The research paper [\[30\]](#page-19-19) proposes a hysteresis SVPWM reconfigurable fault-tolerant control technique for single-phase voltage source multilevel inverters with current tracking. The idea of employing the selective torque component elimination method is presented in article [\[31\]](#page-19-20) in order to minimize a specific frequency of mechanical

pulsations while achieving a full range of speed control. Paper [\[32\]](#page-19-21) aims to investigate the electrical losses noted in a five-phase synchronous reluctance motor drive system and also attempts to study the electrical losses observed in this motor.

From the above literature, it is understood that the implementation of SVPWM for higher-level MLI is a difficult task owing to the complexity that lies in the determination of switching states and redundant switches. Because of the above-mentioned challenges of SVPWM methods, segment reduction-based SVPWM is attracting much attention, particularly for MLIs. Segment reduction-based SVPWM reduces the switching state transition, which in turn decreases switch losses.

This article analyzes the performance of SVPWM-based  $FT<sup>2</sup>LI$  [\[33\]](#page-19-22) to optimize the efficacy of high-order harmonics and output waveform quality. The following are the main findings of this paper:

- (a) Nine- and three-segment SVPWM algorithms different from conventional CBPWM are developed for an  $FT<sup>2</sup>LI$ .
- (b) The array of switching state transitions and profiles is broadly studied in detail for various SVPWM algorithms and compared with CBPWM.
- (c) An analysis and comparison of the magnitude of harmonic concentration around the switching frequency in CBPWM and segment reduction-based SVPWM in  $FT<sup>2</sup>LI$ are discussed.

A generalized switching scheme for FT<sup>2</sup>LI based on segment reduction SVPWM is presented. By comparing carrier-based PWM techniques such as sine PWM, 60◦ PWM, and switching frequency optimal PWM, this technique offers reduced THD in output voltage and current with an increased fundamental output voltage that maintains the availability of a high RMS voltage at the output. Compared to CBPWM  $FT<sup>2</sup>LI$ , the maximum boosted voltage is attained in SVPWM  $FT<sup>2</sup>LI$  for the same modulation index with the minimum switching frequency, reduced switching loss, and inverter size. The segment reductionbased SVPWM technique is able to act under a minimum switching frequency with fewer switching losses, which improves the inverter efficiency. The structure of the manuscript is as follows: Section [2](#page-2-0) discusses the analysis used to formulate the SVPWM technique for FT2LI. The primary element of the suggested approach consists of an initiative to analyze and sector identification of SVPWM-based FT<sup>2</sup>LI with segment reduction presented in this section. The implementation of SVPWM with segment reduction algorithms for four sub-sectors of sector I is outlined in Section [3.](#page-10-0) The simulation and experimental results are discussed in Section [4](#page-13-0) to validate the SVPWM-based  $FT<sup>2</sup>LI$  algorithms. Detailed performance comparisons of various PWM techniques can be found in this section. The core conclusions are presented in Section [5.](#page-18-10)

# <span id="page-2-0"></span>**2. Implementation of SVPWM for FT2LI**

# *2.1. Diode-Free FT2LI Topology*

T-type and neutral point configurations are the two most common three-level inverter topologies described in the literature. For low-voltage applications, the T-NPC inverter is more cost-effective and efficient than the NPC inverter [\[34\]](#page-19-23). Figure [1](#page-3-0) depicts the fundamental layout of the diode-free  $FT<sup>2</sup>LI$ , which consists of three levels of output for each phase (A, B, and C) and 12 switching devices (four in each leg) with no clamping diodes. In phase A, the labels for the semiconductor devices are  $SA_{UU}$ ,  $SA_{UL}$ ,  $SA_{LU}$ , and  $SA_{LL}$ . Similarly, phase B and phase C can be identified.

<span id="page-3-0"></span>

Figure 1. Structure of FT<sup>2</sup>LI.

The DC link, which consists of two capacitors  $(C_1 = C_2)$ , is used to couple the FT<sup>2</sup>LI with the input dc supply.  $V_{c1}$  and  $V_{c2}$  denote the voltages of two dc link capacitors, while their values are both set to  $V_{dc/2}$ . The zero-voltage junction is defined as the point where two dc input sources are connected to the FT<sup>2</sup>LI's neutral point. The FT<sup>2</sup>LI incorporates the three operational modes in each phase, and their output voltages are listed in [Tab](#page-3-1)le 1. Each phase arm's operation is designated by three switching states: H, 0, and L. The switching state "H" indicates that two upper arm switches  $(SA<sub>UU</sub>, SA<sub>LU</sub>)$  in the phase arm A are switched on; the switching state "L" indicates that two lower arm switches  $(SA_{UL}, SA_{LL})$  in the phase arm A are switched on; and the switching state " $0$ " indicates that two internal switches ( $SA<sub>UL</sub>$ ,  $SA<sub>LU</sub>$ ) in the phase arm A are switched on.

<span id="page-3-1"></span>**Table 1.** Switching states of phase A. **Table 1.** Switching states of phase A.



# *2.2. Development of the SVPWM Algorithm 2.2. Development of the SVPWM Algorithm*

Space vector PWM (SVPWM) uses sine wave as a fixed amplitude vector revolving Space vector PWM (SVPWM) uses sine wave as a fixed amplitude vector revolving at a fixed frequency along with a reference voltage vector ( $V_{ref}$ ) that revolves at the angular frequency of  $2f_f$  (fundamental frequency,  $f_f = 50$  Hz) which is around the origin of the space vector diagram. Figure [2 d](#page-4-0)epicts a space vector diagram of  $FT<sup>2</sup>LI$  with three phases and three levels. This article examines SVPWM approaches for FT<sup>2</sup>LI. It is made up of 24 active voltage vectors (6 large, 6 medium, and 12 small) and triple null vectors (HHH, 000, and LLL). The space vector diagram has been divided into six sectors (I to VI), with each sector LLL). The space vector diagram has been divided into six sectors (I to VI), with each sector subdivided by four triangles (1 to 4), for a total of 24 triangles. In this illustration, sector I comprises of triangles 1, 2, 3, and 4. Table 2, Refs. [30–32], present a comparative study of comprises of triangles 1, 2, 3, and 4. Table [2,](#page-4-1) Refs. [\[30](#page-19-19)[–32\]](#page-19-21), present a comparative study of several three-level inverters, including PN-NPC (positive-negative NPC), T-type MLI, and 3L-ANPC ZCT (zero current transition), based on the number of components (including 3L-ANPC ZCT (zero current transition), based on the number of components (including switches, diodes, inductors, and capacitors). switches, diodes, inductors, and capacitors).

<span id="page-4-0"></span>

**Figure 2.** Space vector diagram of three-level inverter("I–VI"—Sectors, "1–24"—Subsectors). **Figure 2.** Space vector diagram of three-level inverter("I–VI"—Sectors, "1–24"—Subsectors).

Parameters/Phase		<b>PN-NPC</b> $\left[35\right]$	3L-ANPC ZCT <b>T-Type MLI</b> $\left[37\right]$ $\left[36\right]$		FT <sup>2</sup> LI
Total no of switches/phase					
Voltage rating of switches/phase	$V_{dc}$				
	$V_{dc}/2$	6			
No. of clamping diodes					
Auxiliary inductors					
Auxiliary capacitors					

<span id="page-4-1"></span>Table 2. Conventional three-level inverter comparison with FT<sup>2</sup>LI.

 $P(W, \alpha)$  is the sector of the sector of the reference vector of the three vector, detecting the three Table [3](#page-5-0) lists the possible switching sequences for all sub-sectors of  $FT<sup>2</sup>LI$ . Space on-time of the sector of the sector corresponds to the sector corresponds to  $\frac{1}{2}$  of the  $\frac{3}{2}$  of the  $\frac{3}{2}$  of the  $\frac{3}{2}$  of the sector corresponds to  $\frac{1}{2}$  of the sector corresponds to  $\frac{1}{2}$  of the three nearest switching vectors, deciding on a suitable switching sequence, and calculating<br>the surfinite of the suitables for the teacurings. For himaging sector corresponds to  $\pi/2$  of the the on-time of the switches for that sequence. Each major sector corresponds to  $\pi/3$  of the for denoted rede representing the switching states of the inverter are applied to average a reference value of the inverter and  $\alpha$ vector PWM involves identifying the sector of the reference voltage vector, detecting the fundamental cycle.

Table 3 lists the possible switching sequences for all sub-sectors of FT2LI. Space vector



<span id="page-5-0"></span>**Table 3.** Switching sequence of sub-sectors.

In any SVPWM based on a voltage-second balance equation, the set of voltage vectors representing the switching states of the inverter are applied to average a reference value in one sampling period. There are 27 transition states when three phases of the inverter are considered. Each of these transitioning states can be expressed as a vector by (1):

$$
V_{ref} = V_{c\alpha} + jV_{c\beta} = \frac{2}{3} \Big[ V_a + (V_b \times e^{j\frac{2\pi}{3}}) + (V_c \times e^{j\frac{4\pi}{3}}) \Big] \tag{1}
$$

where,  $V_a$ ,  $V_b$ , and  $V_c$  are reference three-phase voltages of the nearest switching vectors, and  $V_{c\alpha}$  and  $V_{c\beta}$  are reference vector components in the coordinate system.

#### 2.2.1. Sector Identification

Using the Clark transformation, as shown in Expression (2), the a-b-c three-phase coordinate system is converted into a 2-dimensional frame that facilitates sector identification. As shown in Figure [2,](#page-4-0) the voltage vectors are positioned at various locations on the two hexagons that are interleaved based on their switching patterns. The large voltage vectors of the three-level space vector diagram have an amplitude of 2Vdc/3 and are situated on the edges of the outside hexagon. The median voltage vector is the voltage vector with the amplitude Vdc/<sup>√</sup> 3 positioned at the outer hexagon's one-half. The corners of the inner hexagon contain small vectors with amplitudes of Vdc/3.

When the rotating voltage vector enters a particular sector in a proposed inverter, nearby voltage vectors are picked to create the required rotating voltage vector based on the principle of vector synthesis, which results in three-phase PWM signals. When evaluating

the phase angle and the magnitude of a rotating reference voltage vector Vref, it is possible to ascertain the sector where the inverter output voltage (Vo\*) resides.

$$
\begin{bmatrix}\nV_{c\alpha} \\
V_{c\beta}\n\end{bmatrix} = \frac{2}{3} \begin{bmatrix}\n1 & \frac{-1}{2} & \frac{-1}{2} \\
0 & \frac{\sqrt{3}}{2} & \frac{-\sqrt{3}}{2}\n\end{bmatrix} \begin{bmatrix}\nV_a \\
V_b \\
V_c\n\end{bmatrix}
$$
\n(2)

The duty values of all four switches corresponding to each phase can be determined based on the status of the two switches that are part of each limb in the applied switching states, as shown in Table [4.](#page-6-0)This table depicts corresponding line voltages and phase voltages in each phase with respect to their voltage vectors for sub-sector 1 (∆abc).

<span id="page-6-0"></span>**Table 4.** Voltage vectors of sub-sector 1.



2.2.2. Determination of Adjacent Vectors for  $V_{ref}$ 

As indicated previously, the switching states of redundant vectors result in a similar voltage vectors at the output. The location in the reference vector must be determined before calculating the three nearest voltage vectors and their duty cycles. Where ( $V_{c\alpha}$ ,  $V_{c\beta}$ ) is the coordinate values of  $V_{ref}$  in  $\alpha_{\beta}$  coordinates, ( $V_a$ ,  $V_b$ ,  $V_c$ ) is the coordinate values of  $V_{ref}$  in a three-phase coordinate system. A  $V_{ref}$  could be identified within any sub-sector (1–4) in one of the sectors (I–VI), as depicted in Figure [3a](#page-7-0).

<span id="page-7-0"></span>

Figure 3. (a) Switching time representation of sub-sector 1. (b) Voltage vectors of sub-sector 1.

When considering the reference vector,  $V_{ref}$  is located in sub-sector 1 of sector I. The three nearest switching vectors of sub-sector 1 can be decided by the following: The three nearest switching vectors of sub-sector 1 can be decided by the following: Volt-sec balance equation for sector I, sub-sector 1, Volt-sec balance equation for sector I, sub-sector 1,

$$
V_{ref} \times T_s = (a \times T_o) + (b \times T_1) + (c \times T_2)
$$
\n(3)

where where

Ts—one switching period; Ts—one switching period;

To—vector 'a' switching time;

T<sub>1</sub>—vector 'b' switching time;

T<sub>2</sub>—vector 'c' switching time.

a, b, and c are the nearest voltage vectors expressed for the inner triangle of sector I, sub-sector 1, shown in Figure [3b](#page-7-0). Voltage vector 'a' can be calculated as follows: where  $V_{01}$ ,  $V_{02}$ , and  $V_{03}$  are the redundant voltage vectors of this node.

Voltage vector 'a' is equal to

$$
a = \begin{cases} V_{01} \\ V_{02} \\ V_{03} \end{cases}
$$

where  $V_{O1} = LLL$ ,  $V_{O2} = OOO$ ,  $V_{O3} = HHH$ , Apply the Equation (1),

$$
V_{01} = \frac{2}{3} \left\{ \left( \frac{-V_{dc}}{2} \right) + \left( \frac{-V_{dc}}{2} \right) \times e^{j2\pi/3} + \left( \frac{-V_{dc}}{2} \right) \times e^{j4\pi/3} \right\}
$$

 $V_{01} = 0$ 

Similarly,  $a = V_{01} = V_{02} = V_{03} = 0$ 

 $V_{21}$ , and  $V_{22}$  are the redundant voltage vectors expressed for the node 'b' of sector I, sub-asector 1, and their expressions are

$$
b = \begin{cases} V_{21} \\ V_{22} \end{cases}
$$

where  $V_{21} = OLL$ ,  $V_{22} = HOO$ ,

$$
V_{21} = \frac{2}{3} \left\{ 0 + \left( \frac{-V_{dc}}{2} \right) \times e^{j2\pi/3} + \left( \frac{-V_{dc}}{2} \right) \times e^{j4\pi/3} \right\}
$$

$$
b = V_{21} = V_{22} = \frac{V_{dc}}{3} \times e^{j.0} = \frac{V_{dc}}{3} \times \left[ \frac{\cos(0)}{\sin(0)} \right]
$$

 $V_{11}$ , and  $V_{12}$  are the redundant voltage vectors expressed for the node 'c' of sector I, sub-sector 1, and their expressions are,

$$
c = \begin{cases} V_{11} \\ V_{12} \end{cases}
$$

where  $V_{11} = OOL$ ,  $V_{12} = HHO$ ,

$$
V_{11} = \frac{2}{3} \left\{ 0 + 0 + \left( \frac{-V_{dc}}{2} \right) \times e^{j4\pi/3} \right\}
$$

$$
V_{11} = \frac{V_{dc}}{3} \times e^{j\pi/3}
$$

$$
c = V_{11} = V_{12} = \frac{V_{dc}}{3} \times e^{j\pi/3} = \frac{V_{dc}}{3} \times \left[ \frac{\cos(\frac{\pi}{3})}{\sin(\frac{\pi}{3})} \right]
$$

# 2.2.3. Dwell Time Calculation of Each Vector

Following the identification of the three nearest vectors, the volt-sec balance strategy can be used to compute the turn on times of the relevant vectors [\[38\]](#page-20-0), Ref. [\[39\]](#page-20-1), where  $T_s$  is the sampling time and  $T_0$ ,  $T_1$ , and  $T_2$  are the on times for the voltage vectors  $V_0$ ,  $V_1$ , and  $V_2$ , respectively. Equation (3) can be written as follows:

$$
V_{ref}T_s=V_o\times T_o+V_1\times T_1+V_2\times T_2
$$

where  $a = V_0$ ,  $b = V_1$ ,  $c = V_2$ .

$$
T_s = T_o + T_1 + T_2 \tag{4}
$$

The dwell time of the related vectors can be calculated by solving Equations (3) and (4).

$$
T_o = 2x\sin\left(\frac{\pi}{3} - \vartheta\right) \tag{5}
$$

$$
T_1 = T_s - 2x\sin\left(\frac{\pi}{3} + \vartheta\right)
$$
 (6)

$$
T_2 = 2x\sin(\vartheta) \tag{7}
$$

The dwell time of all sub-sectors in sector I is represented in Table [5.](#page-8-0)

<span id="page-8-0"></span>**Table 5.** Dwell time of sector I.

Sub-Sector	Τō		
	$2x\sin(\frac{\pi}{3}-\theta)$	$T_s - 2x\sin(\frac{\pi}{3} + \vartheta)$	$2x\sin(\theta)$
	$2x\sin(\theta) - T_s$	$2x\sin(\frac{\pi}{3}-\theta)$	$2T_s - 2x\sin(\frac{\pi}{3} + \vartheta)$
	$T_s - 2x\sin\theta$	$2x\sin(\frac{\pi}{3}+\vartheta)-T_s$	$T_s - 2x\sin(\frac{\pi}{3} - \theta)$
	$2T_s - 2x\sin(\frac{\pi}{3} + \vartheta)$	$2x\sin(\theta)$	$2x\sin(\frac{\pi}{3}-\theta)-T_s$

Where  $x = \sqrt{3} \frac{V_{\text{ref}}}{V_{\text{ref}}}$  $\frac{V_{\text{ref}}}{V_{\text{dc}}}$  T<sub>s</sub>. Similar to the method shown in this table, it is possible to calculate the on times for all the connected vectors in all other sectors.

## 2.2.4. Selection of Redundant Vector Arrangement for a Suitable Pattern

Next in the SVPWM implementation process is the selection of a suitable transition sequence for redundant states. This assists in balancing the DC link capacitor voltages, tolerance in fault, and decreasing the switching frequency. Table [6](#page-9-0) displays all the possibilities of the switching pattern configurations for every sub-sector of sector I, and Figure [4a](#page-9-1)–c

depicts a graphical illustration of sub-sector 1. It displays the switching times of each switch in phase A, B, and C.

<span id="page-9-1"></span><span id="page-9-0"></span>**Table 6.** Redundant states of sector I.



Figure 4. Switching time representation of sub-sector 1; (a) phase A; (b) phase B; (c) phase C.

# <span id="page-10-0"></span>**3. Segment Reduction in SVPWM 3. Segment Reduction in SVPWM**

The segment reductions in the switching sequence have been chosen for their low The segment reductions in the switching sequence have been chosen for their low switching loss, their simple method for the handling of states, and the online implemen-switching loss, their simple method for the handling of states, and the online implementation of switching sequence. In this article, three-segment- and nine-segment-based tation of switching sequence. In this article, three-segment- and nine-segment-based switching sequences are analyzed for sector I. switching sequences are analyzed for sector I.

**Figure 4.** Switching time representation of sub-sector 1; (**a**) phase A; (**b**) phase B; (**c**) phase C.

<span id="page-10-1"></span>The number of voltage vectors in one switching period is used in this article to differentiate amongst the SVPWM algorithms. The following are the detailed design procedures for various SVPWMs. [F](#page-10-1)igure 5 depicts a three-level inverter's typical modulation index, which has been utilized to locate the sub-sector containing the reference voltage vector. This SVPWM technique is classified into three classes based on the segment reduction count: class 1, class 2, and class 3. tion count: class 1, class 2, and class 3.



**Figure 5. Figure 5.**  Modulation index of three-level SVPWM. Modulation index of three-level SVPWM*.* 

# *3.1. Segment Reduction in Sub-Sector 1 (Class 1) 3.1. Segment Reduction in Sub-Sector 1 (Class 1)*

For triangles like triangle ∆abc in Figure [3b](#page-7-0), where m<sup>1</sup> and m<sup>2</sup> are each less than 0.5 For triangles like triangle Δabc in Figure 3b, where m1 and m2 are each less than 0.5 and  $m_1 + m_2$  is less than 0.5, the triangle can be classified as a class 1 triangle. The dwell times in sub-sector 1 may be estimated by applying the inverse matrix derived from the times in sub-sector 1 may be estimated by applying the inverse matrix derived from the voltage-sec balance Equations (3) and (4). voltage-sec balance Equations (3) and (4).

<span id="page-10-2"></span>When the reference vector lies in sub sector -1 the dwell time  $T_0$ ,  $T_1$ ,  $T_2$  is valid for the linear modulation of  $m_n = 0.5$ . This triangle is represented as sub-sector 1, and it shows the tip of the reference vector. By eliminating the redundant voltage vectors HH0-HHH-HHH-HH0-H00 from the middle of the vector sequence, the nine-segment SVPWM method enhances switching frequency utilization. This segment reduction was carried out for sub-sector 1, which is represented as a class 1 triangle. Figure 6a, b depict the fourteen segment and reduced nine segment switching patterns for sub-sector 1.



**Figure 6.** Phase A switching period of Δabc in sub-sector 1. (**a**) Actual fourteen segment sequence. **Figure 6.** Phase A switching period of ∆abc in sub-sector 1. (**a**) Actual fourteen segment sequence. (**b**) Reduced nine segment sequence*.* (**b**) Reduced nine segment sequence.

#### <span id="page-11-0"></span>*3.2. Segment Reduction in Sub-Sector 2 (Class 2)*

When the reference voltage (V<sub>r</sub>) lies in sub-sector 2, in which the value of  $m_1 + m_2 > 0.5$ , the corresponding triangle  $\Delta$ bci can be called a class 2 triangle, and these m<sub>1</sub> and m<sub>2</sub> values could be less than 0.5. Figure [7a](#page-11-0),b depicts a segment reduction technique for class 2 triangles in which the switching sequence is counted as 10 segments. For phase voltage V<sub>AN</sub>, segment reduction can be implemented and reduced to a three-segment format.



Figure 7. A switching period of ∆bci in sub-sector 2. (a) Actual ten-segment sequence. (b) Reduced three-segment sequence*.*  three-segment sequence.

# *3.3. Segment Reduction in Sub-Sector 3 (Class 3) 3.3. Segment Reduction in Sub-Sector 3 (Class 3)*

If the reference voltage (V<sub>r</sub>) lies in sub-sector 3, in this case, the value of  $m_1 \ge m_2$ and the corresponding triangle ∆bhi can be called class 3 triangles, and these m<sub>1</sub> and m<sub>2</sub> values could be greater than 0.5. The actual eight-segment switching sequence for phase voltage ( $V_{AN}$ ) of sub-sector 3 is depicted in Figure 8a. Thi[s s](#page-12-0)egment can be reduced to a three-segment format, known as a class 3 triangle, using segment reduction. A concise SVPWM sequence with three segments is designed as shown in Figure  $8b$ .

<span id="page-12-0"></span>

Figure 8. A switching period of  $\Delta$ bhi in sub-sector 3. (a) Actual eight-segment sequence. (b) Reduced three-segment sequence.

#### *3.4. Segment Reduction in Sub-Sector 4 (Class 3) 3.4. Segment Reduction in Sub-Sector 4 (Class 3)*

When sub-sector 4 is the location of the reference voltage vector  $(V_r)$ , the values of  $m_1$  and  $m_2$  may both be greater than 0.5, but  $m_1$  must be smaller than  $m_2$  for the triangle ∆cij to fall into the class 3 mode. Figure 9 illustrate[s a](#page-12-1) segment reduction technique for class 3 triangles, where the actual switching sequence for sub-sector 4 is counted as eight segments and is depicted in Figure 9a. Segme[nt r](#page-12-1)eduction can be implemented for phase voltage  $V_{AN}$  and reduced to a three-segment format. Figure 9b depicts the development of a simplified three-segment SVPWM sequence for sub-sector 4. simplified three-segment SVPWM sequence for sub-sector 4.

<span id="page-12-1"></span>

Figure 9. A switching period of ∆cij in sub-sector 4. (a) Actual eight-segment sequence. (b) Reduced three-segment sequence. three-segment sequence.

## <span id="page-13-0"></span>**4. Result Analysis and Discussion**

# *4.1. Simulation Results*

To evaluate the efficacy of  $FT<sup>2</sup>LI$ , extensive simulations were conducted with the help of the proposed nine-segment and three-segment switching schemes. The SVPWM-based FT2LI is simulated in MATLAB for different frequencies and amplitude modulation indices. The information thus obtained about line voltage and %THD is outlined in Table [7.](#page-13-1) In Table [8,](#page-13-2) the inference thus obtained with the application of SVPWM is compared with the outputs of carrier-based PWM methods designed for FT2LI. In comparison to carrier-based PWM techniques, the SVPWM technique provides superior performance at all modulation ranges. This study examines the significance between triangle carrier-based PWM and SVPWM for FT<sup>2</sup>LI. The simulation was performed with two 100  $\mu$ F capacitors at a DC link voltage of  $V_{dc}$  = 400 V. The proposed class 2, three-segment reduction switching scheme was evaluated using FT<sup>2</sup>LI with switching frequencies of odd and triplen, odd and not triplen, even and triplen, and even and not triplen. Figure [10a](#page-14-0)–d depicts the output voltage simulation results for FT<sup>2</sup>LI at various frequency modulation indices ( $m_f = 63$ , 100, 120, and 145).

<span id="page-13-1"></span>Table 7. Performance parameters of SVPWM-based FT<sup>2</sup>LI.

	Performance <b>Parameters</b>	Amplitude Modulation Index $(m_a)$					
<b>Frequency Modulating</b> Index $(m_f)$		<b>Conventional SVPWM</b>			<b>Proposed SVPWM</b>		
		0.7	0.8	0.9	0.7	0.8	0.9
ODD and TRIPLEN	<b>THD</b>	4.55	4.81	6.32	1.11	1.49	2.66
$m_f = 3150/50$	$V_{\text{Fund}}$	302.55	344.1	379.33	323.2	369.3	410
$= 63$	<b>V<sub>RMS</sub></b>	213.9	243.3	268.2	228.5	261.2	289.9
<b>EVEN and NON TRIPLEN</b>	<b>THD</b>	3.42	3.05	2.82	0.79	0.66	1.96
$m_f = 5000/50$	$V_{\text{Fund}}$	301.9	349.8	394.5	321.9	366.3	406.8
$= 100$	V <sub>RMS</sub>	213.5	247.38	278.99	227.6	259	287.6
<b>EVEN and TRIPLEN</b>	<b>THD</b>	3.57	1.08	0.75	0.67	0.61	1.58
$m_f = 6000/50$	$V_{\text{Fund}}$	318.8	365.57	401.37	323.4	369.3	410
$= 120$	<b>V</b> <sub>RMS</sub>	225.45	258.53	283.59	228.7	261.3	289.9
ODD and NON TRIPLEN	<b>THD</b>	3.93	0.95	0.73	0.79	0.6	1.59
$m_f = 7250/50$	$V_{\text{Fund}}$	310.6	341.57	399.43	323.1	368.9	410.1
$= 145$	V <sub>RMS</sub>	219.66	241.56	282.48	228.5	260.1	290

<span id="page-13-2"></span>Table 8. Comparison of carrier-based and space vector PWM used for FT<sup>2</sup>LI.



<span id="page-14-0"></span>

Figure 10. Simulation results of SVPWM based FT<sup>2</sup>LI fr m<sub>a</sub> = 0.8 with different frequency modulation indices (mf): (**a**) 63, (**b**) 100, (**c**) 120, and (**d**) 145. indices (m<sup>f</sup> ): (**a**) 63, (**b**) 100, (**c**) 120, and (**d**) 145.

The simulation is performed for amplitude modulation indices of 0.7, 0.8, and 0.9 with **Frequency Modulating**  conventional and proposed SVPWM-based FT<sup>2</sup>LI are demonstrated in Table [7](#page-13-1) for different amplitude modulation indices with various switching frequencies. It is inferred from Table [7](#page-13-1) frequency modulation indices of 63, 100, 120, and 145. The harmonic characteristics of **0.7 0.8 0.9 0.7 0.8 0.9**  that the performance of FT2LI with segment reduction SVPWM showcases better THD and output voltage. To highlight the features further, segment reduction-based SVPWM is compared with carrier-based PWMs such as SPWM,  $60°$  PWM, and SFO PWM, as shown in Table [8.](#page-13-2) In addition, the outcomes are contrasted based on their THD performance and EVEN and NON TRIPLE inverter output voltage. Table 8 presents a summary of the comparative study. Figure  $11$ depicts the maximum and minimal THD magnitudes in carrier-based PWM and SVPWM for four distinct switching frequencies. This analysis provides the highest output voltage THD 3.57 1.08 0.75 0.67 0.61 1.58 and RMS voltage.

<span id="page-15-0"></span>

**Figure 11.** Comparison of THD with different PWM techniques*.*  **Figure 11.** Comparison of THD with different PWM techniques.

#### *4.2. Experimental Results 4.2. Experimental Results*

To validate the simulation results of a three-phase  $FT^2LI$  system, a 500 W prototype model was developed and tested. The test bench of the proposed system shown in Figure 12 model was developed and tested. The test bench of the proposed system shown in Fig[ure](#page-15-1) has various components, which include two dc-link capacitors of 100 µF, 12-IGBT power switches, a SPARTAN-6 FPGA controller, and three-phase loads. A dc voltage from the programmable power supply is fed as an input to the inverter. The inverter delivers the output current to the load. Two switches from the upper arm of a phase and two switches from the lower arm of a different phase generate three-level  $\pm V_{\text{dc}}$ ,  $\pm V_{\text{dc}}/2$ , and 0. The segment reduction-based SVPWM algorithm is implemented in the SPARTAN-6 FPGA controller. Using the FLUKE meter, the harmonic components of the line voltage  $(V_{AB})$ corresponding to the segment reduction-based SVPWM algorithm have been measured up to the 146th harmonic component. It can be observed that the experimental waveforms of the line voltage  $V_{AB}$ , phase voltage  $V_{AN}$ , and harmonic spectra corresponding to a modulation index (m<sub>a</sub>) of 0.8 are shown in Figures [13](#page-16-0) and [14.](#page-17-0)

<span id="page-15-1"></span>

**Figure 12.** Experimental setup of FT<sup>2</sup>LI.

<span id="page-16-0"></span>

Figure 13. Prototype results using SVPWM at " $m_a = 0.8$ " and " $m_f = 145$ ". (a) Line voltage (V<sub>AB</sub>);  $\bullet$  (**b**) phase voltage ( $V_{AN}$ ).

(**a**) techniques, second-order harmonics are eliminated in SVPWM, which produces good THD The experimental results show that the higher-order harmonics are distributed randomly between the fundamental frequency  $(f_f)$  and the switching frequency  $(f_{\text{sw}})$ . The dominant high-order harmonics of the SPWM can be observed in the cluster of harmonics distributed around h2, h22, h115, h140, and h146, respectively. Likewise, 60◦ PWM harmonics are distributed around h2, h99, h121, h140, and h144. The spectrum in SFO PWM is behind h2, h36, h103, h117, h138, and h146. In the vicinity of  $f_{sw}$ , the magnitude of the harmonic of SVPWM is considerably less than that of the other carrier-based PWM methods, and the cluster of the harmonic spectrum is distributed around  $f_{sw}$ . Figure [14a](#page-17-0)–d depicts that THD is greater in the three PWM techniques described above than in SVPWM. The prevalent high-order harmonics in SVPWM-based  $FT<sup>2</sup>LI$  are observed to be primarily distributed around the switching frequency. When compared to the other three PWM performance. However, because high-frequency harmonics are more readily filtered by the inductor, the THD of the line voltage in the proposed SVPWM-based  $FT<sup>2</sup>LI$  is significantly lower than in conventional ones. Based on this comparison, the modulation scheme of the converter can be designed flexibly by modifying weight coefficients to meet actual performance requirements. The comparison between the conventional SVPWM MLIs and segment reduction-based SVPWM FT<sup>2</sup>LIs is shown in Table [9.](#page-16-1) It is evident that the suggested converter with segment reduction-based SVPWM offers low-voltage stress across the switches, low switching loss, and eliminates the presence of even harmonics.



<span id="page-16-1"></span>Table 9. Comparative study of SVPWM-based MLI's with FT<sup>2</sup>LI.

<span id="page-17-0"></span>20

Mag (% of Fund)

 $\overline{5}$ 

20

Mag (% of Fund)<br> $\frac{1}{10}$ 

5

 $\mathbf 0$  $\overline{0}$ 

20

Mag (% of Fund)<br><sub>ಲಾ</sub> ದ

5

 $\overline{0}$  $\pmb{0}$ 

20

Mag (% of Fund)

5

 $\mathbf 0$ 

 $\overline{0}$ 

1000

2000



**Figure 14.** Harmonic spectrums comparison of the voltage  $V_{ab}$  ( $m_a = 0.8$ ,  $m_f = 145$ ). (a) SPWM. PWM. (**c**) SFO PWM. (**d**) Proposed SVPWM*.* (**b**) 60◦ PWM. (**c**) SFO PWM. (**d**) Proposed SVPWM.

5000

6000

7000

(**d**)

3000 4000<br>Frequency (Hz)

# <span id="page-18-10"></span>**5. Conclusions**

A new SVPWM technique based on segment reduction for an F-type multilevel inverter has been proposed and validated using the  $FT<sup>2</sup>LI$  prototype fabricated in the laboratory. One of the significant features of the segment reduction-based SVPWM algorithm is the reduction of switching state transitions, which in turn reduces switching stress and losses. The total harmonic distortions with various switching frequencies at the output of segment reduction-based SVPWM-fed FT<sup>2</sup>LI are less than those of conventional SVPWM-based  $FT<sup>2</sup>LI$ . As compared to the existing CBPWM techniques of  $FT<sup>2</sup>LI$ , the proposed segment reduction-based SVPWM technique offers less THD, fewer switching losses, fewer filter requirements, and reduced switching transition counts. The implementation complexity of SVPWM techniques based on the segment reduction algorithm is lower compared to the existing SVPWM approach. In addition to the above-mentioned features, the proposed segment reduction-based SVPWM for FT<sup>2</sup>LI has a lower harmonic concentration, which shifts toward the switching frequency. Simulation and experimental results substantiate the effectiveness of segment reduction-based SVPWM algorithms for  $FT<sup>2</sup>LI$ .

**Author Contributions:** M.M.; analysis of inverter, investigation with PWM techniques, and preparing the original draft of this paper, C.N.; supervision, validation, M.J.H.; review and editing. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **Abbreviations**

The following abbreviations are used in this manuscript:



#### **References**

- <span id="page-18-0"></span>1. Rodríguez, J.; Lai, J. Multilevel Inverters: A Survey of Topologies, Controls, and Applications. *IEEE Trans. Ind. Electron.* **2002**, *49*, 724–738. [\[CrossRef\]](https://doi.org/10.1109/TIE.2002.801052)
- <span id="page-18-1"></span>2. Yuan, X.; Barbi, I. Fundamentals of a New Diode Clamping Multilevel. *IEEE Trans. Power Electron.* **2000**, *15*, 711–718. [\[CrossRef\]](https://doi.org/10.1109/63.849041)
- <span id="page-18-2"></span>3. Rodriguez, J.; Bernet, S.; Steimer, P.K.; Lizama, I.E. A Survey on Neutral-Point-Clamped Inverters. *IEEE Trans. Ind. Electron.* **2010**, *57*, 2219–2230. [\[CrossRef\]](https://doi.org/10.1109/TIE.2009.2032430)
- <span id="page-18-3"></span>4. Cho, Y.; Labella, T.; Lai, J.; Senesky, M.K. A Carrier-Based Neutral Voltage Modulation Strategy for Multilevel Cascaded Inverters Under Unbalanced DC Sources. *IEEE Trans. Ind. Electron.* **2014**, *61*, 625–636. [\[CrossRef\]](https://doi.org/10.1109/TIE.2013.2254091)
- <span id="page-18-4"></span>5. Lee, T.; Li, B.; Yang, M.; Tsai, Y. A Carrier-Based PWM for Three-Level T-Type Inverter to Tolerate Open-Circuit Fault. *IEEE Trans. Power Electron.* **2018**, *33*, 8787–8796. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2017.2779472)
- <span id="page-18-5"></span>6. Pwm, C.P.; Lim, Z.; Maswood, A.I.; Ooi, G.H.P. Modular-Cell Inverter Employing Reduced Flying Capacitors with Hybrid Phase-Shifted. *IEEE Trans. Ind. Electron.* **2015**, *62*, 4086–4095. [\[CrossRef\]](https://doi.org/10.1109/TIE.2014.2378753)
- <span id="page-18-6"></span>7. Ghias, A.M.Y.M.; Pou, J.; Capella, G.J.; Agelidis, V.G.; Aguilera, R.P.; Meynard, T. Single-Carrier Phase-Disposition PWM Implementation for Multilevel Flying Capacitor Converters. *IEEE Trans. Power Electron.* **2015**, *30*, 5376–5380. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2015.2427201)
- <span id="page-18-7"></span>8. Li, C.; Yang, T.; Kulsangcharoen, P.; Calzo, G.L.; Bozhko, S.; Gerada, C.; Wheeler, P. A Modified Neutral-Point Balancing Space Vector Modulation for Three-Level Neutral Point Clamped Converters in High Speed Drives. *IEEE Trans. Ind. Electron.* **2018**, *66*, 910–921. [\[CrossRef\]](https://doi.org/10.1109/TIE.2018.2835372)
- <span id="page-18-8"></span>9. Orfanoudakis, G.I.; Yuratich, M.A.; Sharkh, S.M. Nearest-Vector Modulation Strategies with Minimum Amplitude of Low-Frequency Neutral-Point Voltage Oscillations for the Neutral-Point-Clamped Converter. *IEEE Trans. Power Electron.* **2013**, *28*, 4485–4499. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2012.2236686)
- <span id="page-18-9"></span>10. Attique, Q.M.; Li, Y.; Wang, K. A Survey on Space-Vector Pulse Width Modulation for Multilevel Inverters. *CPSS Trans. Power Electron. Appl.* **2017**, *2*, 226–236. [\[CrossRef\]](https://doi.org/10.24295/CPSSTPEA.2017.00021)
- <span id="page-19-0"></span>11. Deng, Y.; Teo, K.H.; Duan, C.; Habetler, T.G.; Harley, R.G. A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters. *IEEE Trans. Power Electron.* **2014**, *29*, 5204–5217. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2013.2293734)
- <span id="page-19-1"></span>12. Al-hitmi, M.A.; Moinoddin, S.; Iqbal, A.; Rahman, K.; Meraj, M. Space Vector vs. Sinusoidal Carrier-Based Pulse Width Modulation for a Seven-Phase Voltage Source Inverter. *CPSS Trans. Power Electron. Appl.* **2019**, *4*, 230–243. [\[CrossRef\]](https://doi.org/10.24295/CPSSTPEA.2019.00022)
- <span id="page-19-2"></span>13. Hota, A.; Jain, S.; Agarwal, V. A Modified T-Structured Three-Level Inverter Configuration Optimized with Respect to PWM Strategy Used for Common-Mode. *IEEE Trans. Ind. Appl.* **2017**, *53*, 4779–4787. [\[CrossRef\]](https://doi.org/10.1109/TIA.2017.2716374)
- <span id="page-19-3"></span>14. Yao, W.; Hu, H.; Lu, Z. Comparisons of Space-Vector Modulation and Carrier-Based Modulation of Multilevel Inverter. *IEEE Trans. Power Electron.* **2008**, *23*, 45–51. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2007.911865)
- <span id="page-19-4"></span>15. Das, S.; Narayanan, G.; Pandey, M. Space-Vector-Based Hybrid Pulsewidth Modulation Techniques for a Three-Level Inverter. *IEEE Trans. Power Electron.* **2014**, *29*, 4580–4591. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2013.2287095)
- <span id="page-19-5"></span>16. Ye, Z.; Xu, Y.; Wu, X.; Tan, G.; Deng, X.; Wang, Z. A Simplified PWM Strategy for a Converter with Unbalanced DC Links. *IEEE Trans. Power Electron.* **2016**, *31*, 3227–3238. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2015.2446501)
- <span id="page-19-6"></span>17. Inverter, M.T. An Improved Multimode Synchronized Space Vector Modulation Strategy for High-Power. *IEEE Trans. Power Electron.* **2021**, *36*, 4686–4696. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2020.3023622)
- <span id="page-19-7"></span>18. Zhang, G.; Peng, S.; Geng, Q.; Shi, T.; Xia, C. Hybrid Discontinuous Space Vector PWM Strategy. *IEEE Trans. Power Electron.* **2022**, *37*, 1711–1721. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2021.3105416)
- <span id="page-19-8"></span>19. Inverter, T.N.P.C.; Chen, F.; Qiao, W.; Wang, H.; Qu, L. A Simple Zero-Sequence Voltage Injection Method for Carrier-Based Pulsewidth Modulation of the Three-Level NPC Inverter. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**, *9*, 4687–4699. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2020.3012726)
- <span id="page-19-9"></span>20. Liu, C.; Xing, X.; Du, C.; Zhang, B.; Zhang, C.; Blaabjerg, F. An Improved Model Predictive Control Method Using Optimized Voltage Vectors for Vienna Rectifier with Fixed Switching Frequency. *IEEE Trans. Power Electron.* **2023**, *38*, 358–371. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2022.3205946)
- <span id="page-19-10"></span>21. Xiao, L.; Li, J.; Xiong, Y.; Chen, J.; Gao, H. Strategy and Implementation of Harmonic-Reduced Synchronized SVPWM for High-Power Traction Machine Drives. *IEEE Trans. Power Electron.* **2020**, *35*, 12457–12471. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2020.2986221)
- <span id="page-19-11"></span>22. Chen, Y.T.; Lin, H.T. Analysis and Implementation of a Novel Space Vector Modulation Strategy for Multilevel Inverter about the Operations in the Overmodulation Region. In Proceedings of the 2nd International Symposium on Power Electronics for Distributed Generation Systems, Hefei, China, 16–18 June 2010; pp. 417–422. [\[CrossRef\]](https://doi.org/10.1109/PEDG.2010.5545837)
- <span id="page-19-12"></span>23. Prieto, J.; Barrero, F.; Durán, M.J.; Marín, S.T.; Perales, M.A. SVM Procedure for n -Phase VSI With Low Harmonic Distortion in the Overmodulation Region. *IEEE Trans. Ind. Electron.* **2014**, *61*, 92–97. [\[CrossRef\]](https://doi.org/10.1109/TIE.2013.2240638)
- <span id="page-19-13"></span>24. Song, W.; Wang, S.; Xiong, C.; Ge, X.; Feng, X. Single-phase three-level space vector pulse width modulation algorithm for grid-side railway traction converter and its relationship of carrier-based pulse width modulation. *IET Electr. Syst. Transp.* **2014**, *4*, 78–87. [\[CrossRef\]](https://doi.org/10.1049/iet-est.2013.0021)
- <span id="page-19-14"></span>25. Roberto, C.; Kennel, R.; Clare, J.C. A Simplified Space-Vector Modulation Algorithm for Four-Leg NPC Converters. *IEEE Trans. Power Electron.* **2017**, *32*, 8371–8380. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2016.2618061)
- <span id="page-19-15"></span>26. Inverter, S.T. Novel Switching Sequences for a Space-Vector-Modulated Three-Level Inverter. *IEEE Trans. Ind. Electron.* **2012**, *59*, 1477–1487.
- <span id="page-19-16"></span>27. Sharma, V.; Hossain, M.J.; Mukhopadhyay, S. Fault-Tolerant Operation of Bidirectional-Fed Induction Motor Drive for Vehicular Applications. *Energies* **2022**, *15*, 6976. [\[CrossRef\]](https://doi.org/10.3390/en15196976)
- <span id="page-19-17"></span>28. Tsai, M.-F.; Tseng, C.-S.; Cheng, P.-J. Implementation of an FPGA-Based Current Control and SVPWM ASIC with Asymmetric Five-segment Switch Scheme for AC Motor Drives. *Energies* **2021**, *14*, 1462. [\[CrossRef\]](https://doi.org/10.3390/en14051462)
- <span id="page-19-18"></span>29. Odeh, C.I.; Kondratenko, D.; Lewicki, A.; Morawiec, M.; Jąderko, A.; Baran, J. Pulse-Width Modulation Template for Five-Level Switch-Clamped H-Bridge-Based Cascaded Multilevel Inverter. *Energies* **2021**, *14*, 7726. [\[CrossRef\]](https://doi.org/10.3390/en14227726)
- <span id="page-19-19"></span>30. Li, G.; Wang, L.; Li, F. Single-Phase Voltage Source Multi-Level Inverter Hysteresis SVPWM Reconfigurable Fault-Tolerant Control Method. *Energies* **2022**, *15*, 2557. [\[CrossRef\]](https://doi.org/10.3390/en15072557)
- <span id="page-19-20"></span>31. Chudzik, P.; Steczek, M.; Tatar, K. Reduction in selected Torque Harmonics in a Three level NPC Inverter fed Induction Motor Drive. *Energies* **2022**, *15*, 4078. [\[CrossRef\]](https://doi.org/10.3390/en15114078)
- <span id="page-19-21"></span>32. Tawfiq, K.B.; Ibrahim, M.N.; Sergeant, P. Power loss analysis of a Five-phase Drive system using a synchronous reluctance motor and an indirect matrix converter with reduced switching losses. *Machines* **2022**, *10*, 738. [\[CrossRef\]](https://doi.org/10.3390/machines10090738)
- <span id="page-19-22"></span>33. Odeh, C.; Lewicki, A.; Morawiec, M.; Kondratenko, D. Three-Level F-Type Inverter. *IEEE Trans. Power Electron.* **2021**, *36*, 11265–11275. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2021.3071359)
- <span id="page-19-23"></span>34. Schweizer, M.; Kolar, J.W. Design and implementation of a highly efficient three-level T-type converter for low-voltage applications. *IEEE Trans. Power Electron.* **2013**, *28*, 899–907. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2012.2203151)
- <span id="page-19-24"></span>35. Zhang, L.; Sun, K.; Feng, L.; Wu, H.; Xing, Y. A family of neutral point clamped full-bridge topologies for transformerless photovoltaic grid-tied inverters. *IEEE Trans. Power Electron.* **2013**, *28*, 730–739. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2012.2205406)
- <span id="page-19-25"></span>36. Madasamy, P.; Kumar, V.S.; Sanjeevikumar, P.; Holm-Nielsen, J.B.; Hosain, E.; Bharatiraja, C. A three-phase transformerless T-Type-NPC-MLI for grid connected PV systems with common-mode leakage current mitigation. *Energies* **2019**, *12*, 2434. [\[CrossRef\]](https://doi.org/10.3390/en12122434)
- <span id="page-19-26"></span>37. Li, J.J.; Liu, J.; Boroyevich, D.; Mattavelli, P.; Xue, Y. Three-level active neutral-point-clamped zero-current-transition converter for sustainable energy systems. *IEEE Trans. Power Electron.* **2011**, *26*, 3680–3693. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2011.2161890)
- <span id="page-20-0"></span>38. Celanovic, N.; Boroyevich, D. A fast space-vector modulation algorithm for multilevel three-phase converters. *IEEE Trans. Ind. Appl.* **2001**, *37*, 637–641. [\[CrossRef\]](https://doi.org/10.1109/28.913731)
- <span id="page-20-1"></span>39. Kaarthik, R.S.; Gopakumar, K.; Cecati, C.; Nagy, I. Timing Calculations for a General N-Level Dodecagonal Space Vector Structure Using only Reference Phase Voltages. *IEEE Trans. Ind. Electron.* **2016**, *63*, 1395–1403. [\[CrossRef\]](https://doi.org/10.1109/TIE.2015.2495283)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.