Design of MIMO Testbed with an FPGA Board for Fast Signal Processing

Publication Type:
Conference
Issue Date:
2007-03-12T22:05:33Z
Full metadata record
Files in This Item:
Filename Description Size
Thumbnail130_Bialkowski.pdf414.45 kB
Adobe PDF
This paper describes the design of a Multiple Input Multiple Output testbed for assessing various MIMO transmission schemes in rich scattering indoor environments. In the undertaken design, a Field Programmable Gate Array (FPGA) board is used for fast processing of Intermediate Frequency signals. At the present stage, the testbed performance is assessed when the channel emulator between transmitter and receiver modules is introduced. Here, the results are presented for the case when a 2x2 Alamouti scheme for space time coding/decoding at transmitter and receiver is used. Various programming details of the FPGA board along with the obtained simulation results are reported
Please use this identifier to cite or link to this item: