Acquisition Performance of a Digital Phase Locked Loop with a Four-Quadrant Arctan Phase Detector

ISPACS Committee
Publication Type:
Conference Proceeding
ISPACS 2004 Proceedings, 2004, pp. 1 - 5
Issue Date:
Full metadata record
Files in This Item:
Filename Description SizeFormat
2004002034.pdf419.4 kBAdobe PDF
The acquisition performance of a digital phase locked loop (DPLL) with a four-quadrant arctan based phase detector (PD) is discussed. In the noiseless case, unlike the traditional sine function based phase locked loops, the acquisition process of the four-quadrant arctan based phase locked loops is less tedious. We look into the pull-in process together with a time-series analysis of the DPLL for the noiseless case. The phase-plane portrait of the loop is also discussed, for both the noiseless and the noisy conditions.
Please use this identifier to cite or link to this item: