Design of MIMO Testbed with an FPGA Board for Fast Signal Processing

DSpace/Manakin Repository

Search OPUS

Advanced Search


My Account

Show simple item record Postula, Adam. en_AU Bialkowski, Marek E. en_AU Bialkowski, Konstanty S. en_AU Uthansakul, Peerapong. en_AU 2007-03-12T22:05:33Z 2012-12-15T02:29:41Z 2007-03-12T22:05:33Z 2012-12-15T02:29:41Z 2007-03-12T22:05:33Z
dc.description.abstract This paper describes the design of a Multiple Input Multiple Output testbed for assessing various MIMO transmission schemes in rich scattering indoor environments. In the undertaken design, a Field Programmable Gate Array (FPGA) board is used for fast processing of Intermediate Frequency signals. At the present stage, the testbed performance is assessed when the channel emulator between transmitter and receiver modules is introduced. Here, the results are presented for the case when a 2x2 Alamouti scheme for space time coding/decoding at transmitter and receiver is used. Various programming details of the FPGA board along with the obtained simulation results are reported en_AU
dc.format.extent 424395 bytes
dc.format.mimetype application/pdf
dc.language.iso en_AU
dc.title Design of MIMO Testbed with an FPGA Board for Fast Signal Processing en_AU
utslib.copyright.status Open Access

Files in this item

This item appears in the following Collection(s)

Show simple item record