Performance of adaptive power control in presence of loop delays

Patachaianand, R; Sandrasegaran, K

Performance of adaptive power control in presence of loop delays

Patachaianand, R Sandrasegaran, K

Permalink

Publication Type:: Conference Proceeding
Citation:: ISCIT 2007 - 2007 International Symposium on Communications and Information Technologies Proceedings, 2007, pp. 445 - 450
Issue Date:: 2007-12-01

Closed Access

	Filename	Description	Size
	2006010025.pdf		240.33 kB	Adobe PDF	View/Open

Copyright Clearance Process

Recently Added
In Progress
Closed Access

This item is closed access and not available.

Full metadata record

Field	Value	Language
dc.contributor.author	Patachaianand, R	en_US
dc.contributor.author	Sandrasegaran, K https://orcid.org/0000-0003-1270-5756	en_US
dc.date.issued	2007-12-01	en_US
dc.identifier.citation	ISCIT 2007 - 2007 International Symposium on Communications and Information Technologies Proceedings, 2007, pp. 445 - 450	en_US
dc.identifier.isbn	1424409772	en_US
dc.identifier.isbn	9781424409778	en_US
dc.identifier.uri	http://hdl.handle.net/10453/2933
dc.description.abstract	In this paper, performance of adaptive power control algorithms for Universal Mobile Telecommunication System (UMTS) in the presence of power control loop delay is studied and analysed. Simulation results show that although adaptive algorithms can achieve better performance than a fixed stepsize power control (FSPC) algorithm when the total delay is equal to one power control cycle, their performance in the presence of an additional delay is worse than the performance of FSPC under the same condition. Based on the simulations results, we recommend that it is crucial to consider effects of additional loop delays in an adaptive power control algorithm design phase; otherwise the algorithm will not work in practice. © 2007 IEEE.	en_US
dc.relation.ispartof	ISCIT 2007 - 2007 International Symposium on Communications and Information Technologies Proceedings	en_US
dc.relation.isbasedon	10.1109/ISCIT.2007.4392060	en_US
dc.title	Performance of adaptive power control in presence of loop delays	en_US
dc.type	Conference Proceeding
utslib.for	0805 Distributed Computing	en_US
dc.location.activity	Sydney	en_US
dc.location.activity	Sydney, AUSTRALIA
pubs.embargo.period	Not known	en_US
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
pubs.organisational-group	/University of Technology Sydney/Strength - CRIN - Realtime Information Networks
utslib.copyright.status	closed_access
pubs.publication-status	Published	en_US

Abstract:

In this paper, performance of adaptive power control algorithms for Universal Mobile Telecommunication System (UMTS) in the presence of power control loop delay is studied and analysed. Simulation results show that although adaptive algorithms can achieve better performance than a fixed stepsize power control (FSPC) algorithm when the total delay is equal to one power control cycle, their performance in the presence of an additional delay is worse than the performance of FSPC under the same condition. Based on the simulations results, we recommend that it is crucial to consider effects of additional loop delays in an adaptive power control algorithm design phase; otherwise the algorithm will not work in practice. © 2007 IEEE.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/2933