Light-load efficiency improvement in buck-derived single-stage single-switch PFC converters
- Publication Type:
- Journal Article
- Citation:
- IEEE Transactions on Power Electronics, 2013, 28 (5), pp. 2105 - 2110
- Issue Date:
- 2013-01-01
Closed Access
| Filename | Description | Size | |||
|---|---|---|---|---|---|
| 06319416.pdf | Published Version | 728.93 kB |
Copyright Clearance Process
- Recently Added
- In Progress
- Closed Access
This item is closed access and not available.
Single-stage single-switch ac/dc converters with power factor correction (PFC) generally have higher power losses under a light-load condition, as compared to that of the two-stage approach, due to the sharing of a common power transistor such that the PFC stage cannot be switched OFF separately to save power losses. This letter addresses this problem by using a buck topology for the PFC stage of the single-stage single-switch converters as it can be completely turned OFF by operating the converter only near the zero crossing of the input voltage, due to the presence of the dead angle of input current. Hence, the switching and conduction losses to the transistor and diodes, and passive devices are reduced. Also, further improvement is made by finding the best combination of dc-bus capacitor charging time and discharging time to achieve the lowest power loss. A recently proposed converter topology which combines a buck PFC cell with a buck-boost dc/dc cell is used as an example. Experimental results are reported and confirmed that the proposed light-load power loss reduction scheme on the converter can improve power stage efficiency by up to 7 at 1W of output power as compared to that without the proposed scheme. © 1986-2012 IEEE.
Please use this identifier to cite or link to this item: