A down converter active mixer, in 0.25μm CMOS process for ultra wide-band applications

Publisher:
IEEE Xplore
Publication Type:
Conference Proceeding
Citation:
2012 International Symposium on Communications and Information Technologies, ISCIT 2012, 2012, pp. 28 - 31
Issue Date:
2012-12-01
Full metadata record
Files in This Item:
Filename Description Size
1191119.pdfPublished version530.04 kB
Adobe PDF
This paper presents improvement technique on linearity of a CMOS double balance Gilbert cell mixer with considerable high conversion gain at low power consumption. The mixer consists of inductive source degeneration in the transconductance stage providing impedance matching to improve linearity of the mixer. The mixer was designed to operate a Radio Frequency (RF) signal of 4GHz, a Local Oscillator frequency (LO) of 3.75GHz, thus providing an Intermediate Frequency (IF) of 0.25GHz. The circuit presents an Input third order Intercept point (IIP3) of +1dBm. A conversion gain of 10.45dB and a single sideband noise of 8dB over the band width. The DC power consumed by the core mixer is 4.5mW. The proposed active mixer design was made in 0.25μm CMOS Silanna process, suitable for wideband applications. © 2012 IEEE.
Please use this identifier to cite or link to this item: