A folded-switching mixer in SOI CMOS technology

Publication Type:
Conference Proceeding
Citation:
Midwest Symposium on Circuits and Systems, 2012, pp. 458 - 461
Issue Date:
2012-10-16
Full metadata record
Files in This Item:
Filename Description Size
06292056.pdfPublished version276.5 kB
Adobe PDF
A wideband 3.5 to 5.5GHz low voltage folded-switching mixer is implemented in 0.25um SOI CMOS technology. The post-layout simulation of the designed mixer at 4.5GHz has noise figure (NF) of 9.6dB, input IP3 of -9dBm, conversion gain (CG) of 10.9dB and total current consumption including bias is 4.5mA under 1.5V supply voltage. The designed mixer can also operate under 1V supply voltage with relatively small linear performances degradation. The chip area is 0.55×0.5mm 2. Due to high-resistivity silicon substrate, buried oxide isolation and low threshold voltage, SOI CMOS technology offers significant performance improvements for mixers, which makes the designed mixer well suitable for low voltage and low power applications. © 2012 IEEE.
Please use this identifier to cite or link to this item: