Design of on-chip quadrature hybrid (3dB) branch-line couplers in 0.13-μm SiGe technology for millimetre-wave applications
- Publication Type:
- Conference Proceeding
- 2017 17th International Symposium on Communications and Information Technologies, ISCIT 2017, 2017, 2018-January pp. 1 - 5
- Issue Date:
Copyright Clearance Process
- Recently Added
- In Progress
- Closed Access
This item is closed access and not available.
© 2017 IEEE. In this paper, design of miniaturized on-chip quadrature hybrid branch-line coupler is investigated. The motivation of this work is to minimize the footprint of the designed coupler while maintaining high performance of the circuit in the mm-wave band spectrum. Three examples are implemented in a standard (Bi)-CMOS process for millimetre wave applications. Excluding the pads, the chip size of the conventional design is 0.35 mm2, and the proposed two other designs structures are 0.26 mm2 and 0.21 mm2, respectively, which indicates an area reduction by 13% and 30% respectively.
Please use this identifier to cite or link to this item: