A Least Mean Square Algorithm Based Single-Phase Grid Voltage Parameters Estimation Method

Khan, SA; Guo, Y; Chowdhury, NUR; Zhu, J

A Least Mean Square Algorithm Based Single-Phase Grid Voltage Parameters Estimation Method

Khan, SA

Guo, Y

Chowdhury, NUR Zhu, J

Permalink

Publication Type:: Conference Proceeding
Citation:: 2nd International Conference on Electrical, Computer and Communication Engineering, ECCE 2019, 2019
Issue Date:: 2019-04-01

Open Access

Copyright Clearance Process

Recently Added
In Progress
Open Access

This item is open access.

Adobe PDF

Download Accepted ManuscriptAdobe PDF (572.57 kB)

View on publisher's site

View statistics

Full metadata record

Field	Value	Language
dc.contributor.author	Khan, SA https://orcid.org/0000-0001-5990-3771	en_US
dc.contributor.author	Guo, Y https://orcid.org/0000-0001-6182-0684	en_US
dc.contributor.author	Chowdhury, NUR	en_US
dc.contributor.author	Zhu, J https://orcid.org/0000-0002-9763-4047	en_US
dc.date.available	2021-04-01T18:00:57Z
dc.date.issued	2019-04-01	en_US
dc.identifier.citation	2nd International Conference on Electrical, Computer and Communication Engineering, ECCE 2019, 2019	en_US
dc.identifier.isbn	9781538691113	en_US
dc.identifier.uri	http://hdl.handle.net/10453/134415
dc.description.abstract	© 2019 IEEE. Grid-synchronization may be the most significant task in order to integrate renewable energy sources (RESs) and electric vehicles (EVs) into the power grid. The popular technique for grid synchronization is the power based phase locked loop (PLL). The major challenges that one encounters to design a robust power based PLL is the filter design inside the power based PLL control loop, and estimating the grid voltage parameters under frequency drift conditions. A wide bandwidth should be considered during filter design if a wide range of frequency variations are predicted in the grid voltage. The traditional filters cause a large phase delay if a wide bandwidth is considered during filter design. As a result, it degrades the transient performance of the power based PLL. In order to improve the transient performance of the PLL, this paper adopted a Fourier linear combiner (FLC) filter inside the PLL control loop. Moreover, a feedback loop is used to make the FLC frequency adaptive in order to estimate the grid voltage parameter when grid frequency drift occurs. Simulation and experimental results are provided to verify the proposed technique.	en_US
dc.relation.ispartof	2nd International Conference on Electrical, Computer and Communication Engineering, ECCE 2019	en_US
dc.relation.isbasedon	10.1109/ECACE.2019.8679384	en_US
dc.rights	info:eu-repo/semantics/openAccess
dc.title	A Least Mean Square Algorithm Based Single-Phase Grid Voltage Parameters Estimation Method	en_US
dc.type	Conference Proceeding
utslib.for	0906 Electrical and Electronic Engineering	en_US
pubs.embargo.period	Not known	en_US
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
pubs.organisational-group	/University of Technology Sydney/Strength - CCET - Centre for Clean Energy Technology
utslib.copyright.status	open_access	*
pubs.publication-status	Published	en_US

Abstract:

© 2019 IEEE. Grid-synchronization may be the most significant task in order to integrate renewable energy sources (RESs) and electric vehicles (EVs) into the power grid. The popular technique for grid synchronization is the power based phase locked loop (PLL). The major challenges that one encounters to design a robust power based PLL is the filter design inside the power based PLL control loop, and estimating the grid voltage parameters under frequency drift conditions. A wide bandwidth should be considered during filter design if a wide range of frequency variations are predicted in the grid voltage. The traditional filters cause a large phase delay if a wide bandwidth is considered during filter design. As a result, it degrades the transient performance of the power based PLL. In order to improve the transient performance of the PLL, this paper adopted a Fourier linear combiner (FLC) filter inside the PLL control loop. Moreover, a feedback loop is used to make the FLC frequency adaptive in order to estimate the grid voltage parameter when grid frequency drift occurs. Simulation and experimental results are provided to verify the proposed technique.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/134415