A DC-Reactor-Based Solid-State Fault Current Limiter for HVdc Applications
- Publication Type:
- Journal Article
- IEEE Transactions on Power Delivery, 2019, 34 (2), pp. 720 - 728
- Issue Date:
|A DC-Reactor-Based Solid-State Fault Current Limiter for HVdc Applications.pdf||Published Version||4.03 MB|
Copyright Clearance Process
- Recently Added
- In Progress
- Closed Access
This item is closed access and not available.
© 1986-2012 IEEE. Expansion of high-voltage dc (HVdc) systems to multi-terminal HVdc (MT-HVdc) systems/grids considerably increases the short-circuit levels. In order to protect the emerging MT-HVdc systems/grids against fault currents, proper dc fault current limiters (FCLs) must be developed. This paper proposes an innovative high inductance solid-state dc-reactor-based FCL (HISS-DCRFCL) to be used in HVdc applications. In fact, during the HISS-DCRFCL normal operation, its inductance value is extremely low, and its value becomes considerably high during the fault period, which decreases the fault current amplitude. The proposed HISS-DCRFCL performance is analyzed by MATLAB/Simulink and the simulation results are verified and confirmed by laboratory experimental results using a scaled-down laboratory prototype setup.
Please use this identifier to cite or link to this item: