A 30 Gbps Low-Complexity and Real-Time Digital Modem for Wireless Communications at 0.325 THz

Zhang, H; Huang, X; Zhang, T; Zhang, JA; Jay Guo, Y

A 30 Gbps Low-Complexity and Real-Time Digital Modem for Wireless Communications at 0.325 THz

Zhang, H Huang, X

Zhang, T

Zhang, JA

Jay Guo, Y

Permalink

Publication Type:: Conference Proceeding
Citation:: Proceedings - 2019 19th International Symposium on Communications and Information Technologies, ISCIT 2019, 2019, pp. 260 - 264
Issue Date:: 2019-09-01

Open Access

Copyright Clearance Process

Recently Added
In Progress
Open Access

This item is open access.

The embargo period expires on 22 Nov 2021

Adobe PDF

Download Accepted ManuscriptAdobe PDF (2.11 MB)

View on publisher's site

View statistics

Full metadata record

Field	Value	Language
dc.contributor.author	Zhang, H	en_US
dc.contributor.author	Huang, X https://orcid.org/0000-0001-6869-5732	en_US
dc.contributor.author	Zhang, T https://orcid.org/0000-0001-6436-125X	en_US
dc.contributor.author	Zhang, JA https://orcid.org/0000-0002-6102-3762	en_US
dc.contributor.author	Jay Guo, Y https://orcid.org/0000-0001-6008-9682	en_US
dc.date.issued	2019-09-01	en_US
dc.identifier.citation	Proceedings - 2019 19th International Symposium on Communications and Information Technologies, ISCIT 2019, 2019, pp. 260 - 264	en_US
dc.identifier.isbn	9781728150093	en_US
dc.identifier.uri	http://hdl.handle.net/10453/137903
dc.description.abstract	© 2019 IEEE. A high-speed wideband terahertz (THz) communication system with low-complexity and real-time digital signal processing (DSP) is presented in this paper. The architectures of baseband platform, intermediate frequency (IF) module and radio frequency (RF) frontend are described. For real-time DSP implementation with affordable field programmable gate array (FPGA) device, some effective strategies are discussed to reduce resource usage and ensure that the clock constraints are met. Adopting these strategies, all physical layer DSP modules are implemented in two FPGAs with more than 300 MHz system clock. The experimental test results using the developed real-time digital modem prototype demonstrate the superb performance for THz wireless communications.	en_US
dc.relation.ispartof	Proceedings - 2019 19th International Symposium on Communications and Information Technologies, ISCIT 2019	en_US
dc.relation.isbasedon	10.1109/ISCIT.2019.8905183	en_US
dc.rights	info:eu-repo/semantics/embargoedAccess
dc.title	A 30 Gbps Low-Complexity and Real-Time Digital Modem for Wireless Communications at 0.325 THz	en_US
dc.type	Conference Proceeding
utslib.for	1005 Communications Technologies	en_US
utslib.for	0906 Electrical and Electronic Engineering	en_US
pubs.embargo.period	Not known	en_US
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
pubs.organisational-group	/University of Technology Sydney/Strength - GBDTC - Global Big Data Technologies
utslib.copyright.status	open_access	*
utslib.copyright.embargo	2021-11-22T00:00:00+1100
pubs.publication-status	Published	en_US

Abstract:

© 2019 IEEE. A high-speed wideband terahertz (THz) communication system with low-complexity and real-time digital signal processing (DSP) is presented in this paper. The architectures of baseband platform, intermediate frequency (IF) module and radio frequency (RF) frontend are described. For real-time DSP implementation with affordable field programmable gate array (FPGA) device, some effective strategies are discussed to reduce resource usage and ensure that the clock constraints are met. Adopting these strategies, all physical layer DSP modules are implemented in two FPGAs with more than 300 MHz system clock. The experimental test results using the developed real-time digital modem prototype demonstrate the superb performance for THz wireless communications.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/137903