Performance evaluation of switched-diode symmetric, asymmetric and cascade multilevel converter topologies: A case study

Abbasi, M; Tousi, B

Performance evaluation of switched-diode symmetric, asymmetric and cascade multilevel converter topologies: A case study

Abbasi, M

Tousi, B

Permalink

Publisher:: Taylor's University
Publication Type:: Journal Article
Citation:: Journal of Engineering Science and Technology, 2018, 13, pp. 1165-1180
Issue Date:: 2018

Closed Access

	Filename	Description	Size
	5- Urmia 2018 JESTEC 13_5_3.pdf	Published version	937.74 kB	Adobe PDF	View/Open

Copyright Clearance Process

Recently Added
In Progress
Closed Access

This item is closed access and not available.

Full metadata record

Field	Value	Language
dc.contributor.author	Abbasi, M https://orcid.org/0000-0003-3339-1258
dc.contributor.author	Tousi, B
dc.date.accessioned	2021-03-31T20:48:31Z
dc.date.available	2021-03-31T20:48:31Z
dc.date.issued	2018
dc.identifier.citation	Journal of Engineering Science and Technology, 2018, 13, pp. 1165-1180
dc.identifier.issn	1823-4690
dc.identifier.uri	http://hdl.handle.net/10453/147751
dc.description.abstract	In this paper, a precise study is presented on switched-diode symmetric, asymmetric and cascade multilevel converter topologies, which have been introduced and published recently. According to the published papers, these topologies have many advantages over other topologies in the same class. However, it is proved here that the mentioned switched-diode topologies suffer from main problems, which make them completely impractical. First, a brief study is presented on a typical sub-multilevel converter that consists of a basic unit and an H-bridge converter. Then, extended inverter topologies based on the switched-diode basic unit and their problems are studied. It is revealed in this section that the main problem is because of the basic unit. Finally, comprehensive experimental and simulation results are presented to validate the analysis. The simulations have been performed in MATLAB/SIMULINK environment.
dc.language	en
dc.publisher	Taylor's University
dc.relation.ispartof	Journal of Engineering Science and Technology
dc.rights	info:eu-repo/semantics/closedAccess
dc.title	Performance evaluation of switched-diode symmetric, asymmetric and cascade multilevel converter topologies: A case study
dc.type	Journal Article
utslib.citation.volume	13
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
utslib.copyright.status	closed_access	*
pubs.consider-herdc	false
dc.date.updated	2021-03-31T20:48:28Z
pubs.publication-status	Published
pubs.volume	13

Abstract:

In this paper, a precise study is presented on switched-diode symmetric, asymmetric and cascade multilevel converter topologies, which have been introduced and published recently. According to the published papers, these topologies have many advantages over other topologies in the same class. However, it is proved here that the mentioned switched-diode topologies suffer from main problems, which make them completely impractical. First, a brief study is presented on a typical sub-multilevel converter that consists of a basic unit and an H-bridge converter. Then, extended inverter topologies based on the switched-diode basic unit and their problems are studied. It is revealed in this section that the main problem is because of the basic unit. Finally, comprehensive experimental and simulation results are presented to validate the analysis. The simulations have been performed in MATLAB/SIMULINK environment.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/147751