Current Ripple Reduction Using AC Core Biasing in DC-DC Converters

Soon, JL; Raman, GP; Peng, JCH; Lu, DDC

Current Ripple Reduction Using AC Core Biasing in DC-DC Converters

Soon, JL Raman, GP Peng, JCH Lu, DDC

Permalink

Publisher:: Institute of Electrical and Electronics Engineers
Publication Type:: Journal Article
Citation:: IEEE Transactions on Industrial Electronics, 2021, 68, (10), pp. 10058-10067
Issue Date:: 2021-10-01

Closed Access

	Filename	Description	Size
	Current_Ripple_Reduction_Using_AC_Core_Biasing_in_DCDC_Converters.pdf		7.56 MB	Adobe PDF	View/Open

Copyright Clearance Process

Recently Added
In Progress
Closed Access

This item is closed access and not available.

Full metadata record

Field	Value	Language
dc.contributor.author	Soon, JL
dc.contributor.author	Raman, GP
dc.contributor.author	Peng, JCH
dc.contributor.author	Lu, DDC
dc.date.accessioned	2022-03-21T04:31:18Z
dc.date.available	2022-03-21T04:31:18Z
dc.date.issued	2021-10-01
dc.identifier.citation	IEEE Transactions on Industrial Electronics, 2021, 68, (10), pp. 10058-10067
dc.identifier.issn	0278-0046
dc.identifier.issn	1557-9948
dc.identifier.uri	http://hdl.handle.net/10453/155415
dc.description.abstract	Inductor design in dc-dc converters needs to be carried out considering the current ripple, converter volume, and saturation current limit. This article presents an inductor core-biasing technique (ICBT) to minimize the current ripple without increasing the inductance value. In contrast to prior works, an ac bias is used, and the ripple reduction under the proposed ICBT is demonstrated through simulations in MATLAB/Simulink under linear and saturation conditions. Experimental results are further provided to validate the simulation results for different inductance values. It is demonstrated that the proposed ICBT can significantly lower the inductance value required for achieving the same ripple current while offering the enhanced saturation capability and improved efficiency for the same core size.
dc.language	English
dc.publisher	Institute of Electrical and Electronics Engineers
dc.relation.ispartof	IEEE Transactions on Industrial Electronics
dc.relation.isbasedon	10.1109/TIE.2020.3021610
dc.rights	info:eu-repo/semantics/closedAccess
dc.subject	08 Information and Computing Sciences, 09 Engineering
dc.subject.classification	Electrical & Electronic Engineering
dc.title	Current Ripple Reduction Using AC Core Biasing in DC-DC Converters
dc.type	Journal Article
utslib.citation.volume	68
utslib.for	08 Information and Computing Sciences
utslib.for	09 Engineering
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
utslib.copyright.status	closed_access	*
pubs.consider-herdc	false
dc.date.updated	2022-03-21T04:31:13Z
pubs.issue	10
pubs.publication-status	Published
pubs.volume	68
utslib.citation.issue	10

Abstract:

Inductor design in dc-dc converters needs to be carried out considering the current ripple, converter volume, and saturation current limit. This article presents an inductor core-biasing technique (ICBT) to minimize the current ripple without increasing the inductance value. In contrast to prior works, an ac bias is used, and the ripple reduction under the proposed ICBT is demonstrated through simulations in MATLAB/Simulink under linear and saturation conditions. Experimental results are further provided to validate the simulation results for different inductance values. It is demonstrated that the proposed ICBT can significantly lower the inductance value required for achieving the same ripple current while offering the enhanced saturation capability and improved efficiency for the same core size.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/155415