Memristor-based Edge Computing of ShuffleNetV2 for Image Classification
- Publisher:
- Institute of Electrical and Electronics Engineers
- Publication Type:
- Journal Article
- Citation:
- IEEE Transactions on Computer - Aided Design of Integrated Circuits and Systems, 2021, 40, (8), pp. 1701-1710
- Issue Date:
- 2021
Closed Access
Filename | Description | Size | |||
---|---|---|---|---|---|
Memristor-Based_Edge_Computing_of_ShuffleNetV2_for_Image_Classification.pdf | 2.42 MB |
Copyright Clearance Process
- Recently Added
- In Progress
- Closed Access
This item is closed access and not available.
IEEE In this paper, we propose a memristor-based ShuffleNetV2 for image classification. Because of the low power consumption and high integration, this circuit is suitable for edge computing. The memristor-based ShuffleNetV2 is divided into four kinds of units, and each unit is composed by a series of basic memristive neural circuits, such as memristive Convolutional Neural Networks (MCNNs), Memristive Batch Normalization (MBN) layers, Memristive Fully Connection (MFC) layers, Rectified Linear Unit (ReLU) layers and max-pooling layers etc.. To solve the imbalance of required memristor crossbars in MCNN and the huge power consumption of the input voltage inverting, the inverters are shifted behind the memristor crossbar.This circuit uses (M+1)×2 memristor crossbars instead of the original (2M+1)×1 memristor crossbars. The world lines of memristor crossbars required can be reduced from (2M+1) to (M+1). The number of inverters in MCNN for a kernel can be decreased to one, and the power consumption in MCNN is greatly decreased. The MBN is designed by combining operational amplifiers with memristors. An output limiter circuit is added behind the ReLU layer implemented by diode. The output voltage of ReLU layer is limited to the threshold voltage Vp of memristor. The memristive ShuffleNetV2 is established for image classification in experiments. The effectiveness of the circuit is verified on the FER2013 dataset along with the analysis of the memristor resources, calculation periods and circuit power consumption of the network. The experimental results show that this that the inference time of this memristive ShuffleNetV2 could be as less as 137ns with a max power consumption 2.8μW of a memristive neurons.
Please use this identifier to cite or link to this item: