A 52-65 GHz Frequency Quadrupler With Low Conversion Loss and High Harmonic Rejection Ratio in 28-nm CMOS

Sun, NZ; Li, HY; Xu, JX; Gao, L; Zhang, XY

A 52-65 GHz Frequency Quadrupler With Low Conversion Loss and High Harmonic Rejection Ratio in 28-nm CMOS

Sun, NZ Li, HY Xu, JX Gao, L Zhang, XY

Permalink

Publisher:: IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Publication Type:: Journal Article
Citation:: IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70, (8), pp. 2784-2788
Issue Date:: 2023-08-01

Closed Access

	Filename	Description	Size
	A_5265_GHz_Frequency_Quadrupler_With_Low_Conversion_Loss_and_High_Harmonic_Rejection_Ratio_in_28-nm_CMOS.pdf	Published version	5.86 MB	Adobe PDF	View/Open

Copyright Clearance Process

Recently Added
In Progress
Closed Access

This item is closed access and not available.

Full metadata record

Field	Value	Language
dc.contributor.author	Sun, NZ
dc.contributor.author	Li, HY
dc.contributor.author	Xu, JX
dc.contributor.author	Gao, L
dc.contributor.author	Zhang, XY
dc.date.accessioned	2024-03-04T23:37:25Z
dc.date.available	2024-03-04T23:37:25Z
dc.date.issued	2023-08-01
dc.identifier.citation	IEEE Transactions on Circuits and Systems II: Express Briefs, 2023, 70, (8), pp. 2784-2788
dc.identifier.issn	1549-7747
dc.identifier.issn	1558-3791
dc.identifier.uri	http://hdl.handle.net/10453/176095
dc.description.abstract	This brief presents a 52-65 GHz frequency quad-rupler with low conversion loss and high harmonic rejection ratio based on 28-nm bulk CMOS process. The frequency quadrupler includes two stages balanced frequency push-push doublers (PPD) cascaded with common-gate buffers. A series LC pair is placed between the PPD and the buffer of the first stage, which not only improves the conversion gain, but also suppresses the unwanted fundamental signals. A filter-integrated matching network is designed as the output matching network to reject undesired harmonics. As a result, the proposed design exhibits advantages in conversion gain and harmonic rejection ratio. The measured peak output power is -1.8 dBm and the output power 3-dB bandwidth is 52-65 GHz when the input power is 0 dBm. The even and odd harmonics rejection ratios are better than 35 dBc and 45 dBc, respectively, which can be used in high-performance mm-Wave LO chain.
dc.language	English
dc.publisher	IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
dc.relation.ispartof	IEEE Transactions on Circuits and Systems II: Express Briefs
dc.relation.isbasedon	10.1109/TCSII.2023.3245653
dc.rights	info:eu-repo/semantics/closedAccess
dc.subject	0906 Electrical and Electronic Engineering
dc.subject.classification	Electrical & Electronic Engineering
dc.subject.classification	4006 Communications engineering
dc.subject.classification	4009 Electronics, sensors and digital hardware
dc.title	A 52-65 GHz Frequency Quadrupler With Low Conversion Loss and High Harmonic Rejection Ratio in 28-nm CMOS
dc.type	Journal Article
utslib.citation.volume	70
utslib.for	0906 Electrical and Electronic Engineering
pubs.organisational-group	University of Technology Sydney
pubs.organisational-group	University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
utslib.copyright.status	closed_access	*
dc.date.updated	2024-03-04T23:37:22Z
pubs.issue	8
pubs.publication-status	Published
pubs.volume	70
utslib.citation.issue	8

Abstract:

This brief presents a 52-65 GHz frequency quad-rupler with low conversion loss and high harmonic rejection ratio based on 28-nm bulk CMOS process. The frequency quadrupler includes two stages balanced frequency push-push doublers (PPD) cascaded with common-gate buffers. A series LC pair is placed between the PPD and the buffer of the first stage, which not only improves the conversion gain, but also suppresses the unwanted fundamental signals. A filter-integrated matching network is designed as the output matching network to reject undesired harmonics. As a result, the proposed design exhibits advantages in conversion gain and harmonic rejection ratio. The measured peak output power is -1.8 dBm and the output power 3-dB bandwidth is 52-65 GHz when the input power is 0 dBm. The even and odd harmonics rejection ratios are better than 35 dBc and 45 dBc, respectively, which can be used in high-performance mm-Wave LO chain.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/176095