HERIC-Clamped and PN-NPC Inverters with Five-Level Output Voltage and Reduced Grid-Interfaced Filter Size

Syasegov, YY; Farhangi, M; Barzegarkhoo, R; Li, L; Lu, DDC; Aguilera, RP; Siwakoti, YP

HERIC-Clamped and PN-NPC Inverters with Five-Level Output Voltage and Reduced Grid-Interfaced Filter Size

Syasegov, YY Farhangi, M Barzegarkhoo, R Li, L

Lu, DDC Aguilera, RP Siwakoti, YP

Permalink

Publisher:: IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Publication Type:: Journal Article
Citation:: IEEE Open Journal of Power Electronics, 2023, 4, pp. 306-318
Issue Date:: 2023-01-01

Open Access

Copyright Clearance Process

Recently Added
In Progress
Open Access

This item is open access.

Adobe PDF

Download Published versionAdobe PDF (4.11 MB)

View on publisher's site

View statistics

Full metadata record

Field	Value	Language
dc.contributor.author	Syasegov, YY
dc.contributor.author	Farhangi, M
dc.contributor.author	Barzegarkhoo, R
dc.contributor.author	Li, L https://orcid.org/0000-0001-8485-2216
dc.contributor.author	Lu, DDC
dc.contributor.author	Aguilera, RP
dc.contributor.author	Siwakoti, YP
dc.date.accessioned	2024-03-19T00:53:13Z
dc.date.available	2024-03-19T00:53:13Z
dc.date.issued	2023-01-01
dc.identifier.citation	IEEE Open Journal of Power Electronics, 2023, 4, pp. 306-318
dc.identifier.issn	2644-1314
dc.identifier.issn	2644-1314
dc.identifier.uri	http://hdl.handle.net/10453/176889
dc.description.abstract	Transformerless grid-connected inverters with highly efficient and reliable inverter concept (HERIC) and positive-negative neutral point-clamped (PN-NPC) circuit configurations exhibit excellent performance in terms of overall efficiency, common-mode voltage, and alleviated leakage current concern. These inverters are designed to generate only a three-level (3L) output voltage waveform, thereby reducing the power density of a conversion system. On the other hand, it is well-known that increasing the inverter output voltage levels entails the reduction of the output filter size. In this regard, this article aims to develop a five-level (5L) inverter output voltage for the improved versions of HERIC-clamped and original PN-NPC inverters. This is achieved with either phase-shifted or level-shifted pulse width modulation technique leading to further quality improvement of ac voltage and current waveforms through increasing the number of output voltage levels. Therefore, a much smaller output filter size can be utilized, while the overall efficiency of the entire system is enhanced. Two laboratory-built SiC-based prototypes for both the proposed HERIC-clamped (1.8 kW) and PN-NPC-5L (2 kW) inverters have been fabricated to show the feasibility and effectiveness of the proposed solution via experiments.
dc.language	English
dc.publisher	IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
dc.relation	http://purl.org/au-research/grants/arc/DP210101382
dc.relation.ispartof	IEEE Open Journal of Power Electronics
dc.relation.isbasedon	10.1109/OJPEL.2023.3265062
dc.rights	info:eu-repo/semantics/openAccess
dc.title	HERIC-Clamped and PN-NPC Inverters with Five-Level Output Voltage and Reduced Grid-Interfaced Filter Size
dc.type	Journal Article
utslib.citation.volume	4
pubs.organisational-group	University of Technology Sydney
pubs.organisational-group	University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
utslib.copyright.status	open_access	*
dc.date.updated	2024-03-19T00:53:11Z
pubs.publication-status	Published
pubs.volume	4

Abstract:

Transformerless grid-connected inverters with highly efficient and reliable inverter concept (HERIC) and positive-negative neutral point-clamped (PN-NPC) circuit configurations exhibit excellent performance in terms of overall efficiency, common-mode voltage, and alleviated leakage current concern. These inverters are designed to generate only a three-level (3L) output voltage waveform, thereby reducing the power density of a conversion system. On the other hand, it is well-known that increasing the inverter output voltage levels entails the reduction of the output filter size. In this regard, this article aims to develop a five-level (5L) inverter output voltage for the improved versions of HERIC-clamped and original PN-NPC inverters. This is achieved with either phase-shifted or level-shifted pulse width modulation technique leading to further quality improvement of ac voltage and current waveforms through increasing the number of output voltage levels. Therefore, a much smaller output filter size can be utilized, while the overall efficiency of the entire system is enhanced. Two laboratory-built SiC-based prototypes for both the proposed HERIC-clamped (1.8 kW) and PN-NPC-5L (2 kW) inverters have been fabricated to show the feasibility and effectiveness of the proposed solution via experiments.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/176889