MODELING AND EVALUATION OF CACHE COHERENCE MECHANISMS FOR MULTICORE PROCESSORS

Citation:
2011
Issue Date:
2011-04-17
Full metadata record
Files in This Item:
Filename Description Size
574725 .pdfPublished version229.73 kB
Adobe PDF
Multicore computing have presented many challenges for system designers; one of which is data consistency between a shared cache or memory and the local caches of the chip. This is also known as cache coherency. The cache coherence mechanisms are a key component in the direction of accomplishing the goal of continuing exponential performance growth through widespread thread-level parallelism. In the scope of this research, we have studied the available efficient methods and protocols used to achieve cache coherence in multicore architectures. These protocols were further modelled and evaluated utilizing simics simulator for multicore architectures. We also investigated the weaknesses and strengths of different protocols and discussed the way of improving them.
Please use this identifier to cite or link to this item: