Transient simulation and analysis for saturated core high temperature superconducting fault current limiter

Zhao, C; Wang, S; Qiu, J; Zhu, JG; Guo, Y; Gong, W; Cao, Z

Transient simulation and analysis for saturated core high temperature superconducting fault current limiter

Zhao, C Wang, S Qiu, J Zhu, JG

Guo, Y

Gong, W Cao, Z

Permalink

Publication Type:: Journal Article
Citation:: IEEE Transactions on Magnetics, 2007, 43 (4), pp. 1813 - 1816
Issue Date:: 2007-04-01

Open Access

Copyright Clearance Process

Recently Added
In Progress
Open Access

This item is open access.

Adobe PDF

Download full textAdobe PDF (228.03 kB)

View on publisher's site

View statistics

Full metadata record

Field	Value	Language
dc.contributor.author	Zhao, C	en_US
dc.contributor.author	Wang, S	en_US
dc.contributor.author	Qiu, J	en_US
dc.contributor.author	Zhu, JG https://orcid.org/0000-0002-9763-4047	en_US
dc.contributor.author	Guo, Y https://orcid.org/0000-0001-6182-0684	en_US
dc.contributor.author	Gong, W	en_US
dc.contributor.author	Cao, Z	en_US
dc.date.issued	2007-04-01	en_US
dc.identifier.citation	IEEE Transactions on Magnetics, 2007, 43 (4), pp. 1813 - 1816	en_US
dc.identifier.issn	0018-9464	en_US
dc.identifier.uri	http://hdl.handle.net/10453/9126
dc.description.abstract	In this paper, the transient performance of a magnetic core fault current limiter (FCL) saturated by high temperature superconducting (HTS) dc bias winding is investigated by using both 3-D field-circuit coupled simulation and magnetic circuit analysis. A high voltage is induced on the dc HTS winding during the fault current state. The induced voltage is computed and a short circuit coil for the reduction of induced voltage is studied. The numerical computations are verified by the experiment results on an FCL prototype. © 2007 IEEE.	en_US
dc.relation.ispartof	IEEE Transactions on Magnetics	en_US
dc.relation.isbasedon	10.1109/TMAG.2007.892527	en_US
dc.subject.classification	Applied Physics	en_US
dc.title	Transient simulation and analysis for saturated core high temperature superconducting fault current limiter	en_US
dc.type	Journal Article
utslib.citation.volume	4	en_US
utslib.citation.volume	43	en_US
utslib.for	090608 Renewable Power and Energy Systems Engineering (excl. Solar Cells)	en_US
utslib.for	090699 Electrical and Electronic Engineering not elsewhere classified	en_US
utslib.for	090607 Power and Energy Systems Engineering (excl. Renewable Power)	en_US
utslib.for	02 Physical Sciences	en_US
utslib.for	09 Engineering	en_US
dc.location.activity	ISI000245327200167	en_US
pubs.embargo.period	Not known	en_US
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Electrical and Data Engineering
pubs.organisational-group	/University of Technology Sydney/Strength - CCET - Centre for Clean Energy Technology
utslib.copyright.status	open_access
pubs.issue	4	en_US
pubs.publication-status	Published	en_US
pubs.volume	43	en_US

Abstract:

In this paper, the transient performance of a magnetic core fault current limiter (FCL) saturated by high temperature superconducting (HTS) dc bias winding is investigated by using both 3-D field-circuit coupled simulation and magnetic circuit analysis. A high voltage is induced on the dc HTS winding during the fault current state. The induced voltage is computed and a short circuit coil for the reduction of induced voltage is studied. The numerical computations are verified by the experiment results on an FCL prototype. © 2007 IEEE.

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/9126