A Software Phase-Locked Loop from Theory to Practice: TMS320C6000 DSP Based Implementation and Analysis

Publication Type:
Conference
Issue Date:
2007-03-12T22:05:36Z
Full metadata record
Files in This Item:
Filename Description Size
Thumbnail9_sithamparanathan.pdf321.58 kB
Adobe PDF
The study of phase locked loops (PLL) has been heavily treated in literature and most of the theoretical and the analytical results of such are verified using simulations. Here we provide a real-time implementation of a PLL on a digital signal processor (DSP) and analyse and verify the theoretical results associated with it on the implemented system. Such work takes us one step above from the traditional simulation and analysis of PLL to real-time implementation and analysis. The steady state and the acquisition of the PLL are analysed. Issues such as quantization errors are also discussed.
Please use this identifier to cite or link to this item: