Multiple-relaxation-time lattice Boltzmann simulation of natural convection flow in a partitioned cavity using GPU computing

Haque, MJ; Molla, MM; Akhter, N; Saha, SC

Multiple-relaxation-time lattice Boltzmann simulation of natural convection flow in a partitioned cavity using GPU computing

Haque, MJ Molla, MM Akhter, N Saha, SC

Permalink

Publication Type:: Conference Proceeding
Citation:: AIP Conference Proceedings, 2019, 2121
Issue Date:: 2019-07-18

Open Access

Copyright Clearance Process

Recently Added
In Progress
Open Access

This item is open access.

Adobe PDF

Download Published versionAdobe PDF (2.34 MB)

View on publisher's site

View statistics

Full metadata record

Field	Value	Language
dc.contributor.author	Haque, MJ	en_US
dc.contributor.author	Molla, MM	en_US
dc.contributor.author	Akhter, N	en_US
dc.contributor.author	Saha, SC https://orcid.org/0000-0002-9962-8919	en_US
dc.date.available	2020-07-19T19:05:31Z
dc.date.issued	2019-07-18	en_US
dc.identifier.citation	AIP Conference Proceedings, 2019, 2121	en_US
dc.identifier.isbn	9780735418615	en_US
dc.identifier.issn	0094-243X	en_US
dc.identifier.uri	http://hdl.handle.net/10453/135249
dc.description.abstract	© 2019 Author(s). In this paper, we demonstrated the implementation of General Purpose Graphics Processing Unit (GPGPU) programming in Compute Unified Device Architecture (CUDA) C for the simulation of natural convection flow in a side-heated three-dimensional (3D) rectangular cavity with a partition. In the present lattice Boltzmann method (LBM) D3Q19 multiple-relaxation-time (MRT) and D3Q6 single relaxation-time (SRT) model are implemented for the simulation of fluid flow and temperature phenomena, respectively. The parallel code is validated with the benchmark problem of a side heated cubic cavity. The results are presented by the temperature distribution in terms of isotherms, local and average Nusselt number and 3D view of iso-surface for the different Rayleigh number (Ra) and the Prandtl number fixed at Pr = 0.71. It is also observed that the present parallel implementation of the MRT-lattice Boltzmann simulation in GPU has a substantial computational effciency rather than the sequential programming in central processing units (CPU).	en_US
dc.relation.ispartof	AIP Conference Proceedings	en_US
dc.relation.isbasedon	10.1063/1.5115862	en_US
dc.rights	info:eu-repo/semantics/openAccess
dc.title	Multiple-relaxation-time lattice Boltzmann simulation of natural convection flow in a partitioned cavity using GPU computing	en_US
dc.type	Conference Proceeding
utslib.citation.volume	2121	en_US
pubs.embargo.period	Not known	en_US
pubs.organisational-group	/University of Technology Sydney
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology
pubs.organisational-group	/University of Technology Sydney/Faculty of Engineering and Information Technology/School of Mechanical and Mechatronic Engineering
utslib.copyright.status	open_access	*
pubs.publication-status	Published	en_US
pubs.volume	2121	en_US

Abstract:

© 2019 Author(s). In this paper, we demonstrated the implementation of General Purpose Graphics Processing Unit (GPGPU) programming in Compute Unified Device Architecture (CUDA) C for the simulation of natural convection flow in a side-heated three-dimensional (3D) rectangular cavity with a partition. In the present lattice Boltzmann method (LBM) D3Q19 multiple-relaxation-time (MRT) and D3Q6 single relaxation-time (SRT) model are implemented for the simulation of fluid flow and temperature phenomena, respectively. The parallel code is validated with the benchmark problem of a side heated cubic cavity. The results are presented by the temperature distribution in terms of isotherms, local and average Nusselt number and 3D view of iso-surface for the different Rayleigh number (Ra) and the Prandtl number fixed at Pr = 0.71. It is also observed that the present parallel implementation of the MRT-lattice Boltzmann simulation in GPU has a substantial computational effciency rather than the sequential programming in central processing units (CPU).

Please use this identifier to cite or link to this item:

http://hdl.handle.net/10453/135249